• IEEE.org
  • IEEE CS Standards
  • Career Center
  • About Us
  • Subscribe to Newsletter

0

IEEE
CS Logo
  • MEMBERSHIP
  • CONFERENCES
  • PUBLICATIONS
  • EDUCATION & CAREER
  • VOLUNTEER
  • ABOUT
  • Join Us
CS Logo

0

IEEE Computer Society Logo
Sign up for our newsletter
FacebookTwitterLinkedInInstagramYoutube
IEEE COMPUTER SOCIETY
About UsBoard of GovernorsNewslettersPress RoomIEEE Support CenterContact Us
COMPUTING RESOURCES
Career CenterCourses & CertificationsWebinarsPodcastsTech NewsMembership
BUSINESS SOLUTIONS
Corporate PartnershipsConference Sponsorships & ExhibitsAdvertisingRecruitingDigital Library Institutional Subscriptions
DIGITAL LIBRARY
MagazinesJournalsConference ProceedingsVideo LibraryLibrarian Resources
COMMUNITY RESOURCES
GovernanceConference OrganizersAuthorsChaptersCommunities
POLICIES
PrivacyAccessibility StatementIEEE Nondiscrimination PolicyIEEE Ethics ReportingXML Sitemap

Copyright 2025 IEEE - All rights reserved. A public charity, IEEE is the world’s largest technical professional organization dedicated to advancing technology for the benefit of humanity.

  • Home
  • /Publications
  • /Tech News
  • /Chasing Pixels
  • Home
  • / ...
  • /Tech News
  • /Chasing Pixels

Famous Graphics Chips: Artist Graphics GPX

By Dr. Jon Peddie

By Dr. Jon Peddie on
October 13, 2019
Trying to transition from CAD to Commodity PCs the company developed a great chip gpxgpx Artist Graphics founded 1979 by Horace and Robert Beale, in Minneapolis released their first add-in board, the Artist 1 in November of 1982, based on an NEC 7220 and sporting a gigantic 1024 × 768 resolution. The traditional semiconductor suppliers like Hitachi, NEC, and Texas Instruments were not keeping up with the demands of the graphics industry, and the graphics board companies wanted more of the profit from the graphics boards. As the computer graphics board industry shifted from commodity graphics chips to proprietary graphics chips, Artist graphics developed their own graphics chip, the GPX, in late 1992 for their Xj1000 add-in board. Explicitly designed for accelerating CAD software and display manipulations it accelerated wireframe rotations and object shadings due to the Xj1000’s Z-buffer support and onboard rendering engine. The GPX processor could produce between 1.1 million and 625,000 2-D vectors per second (10 pixels long), 240,000 3-D vectors per second, and 16,000 shaded polygons per second (100 pixel 3-D shaded triangles) and offered 1280 × 1024 resolution with 8-bit color, and at 800 × 600, it offered 24-bit true-color. The AIB had 2 Mbytes of VRAM and a 72-pin SIMM socket for DRAM expansion which could hold up to 8 Mbytes of 80S DRAM used for Z-buffering and for display list storage. There was also an onboard C&T CT450 VGA controller with its own 512 Kbytes of DRAM. The Xj1000 sold for $1,495, in 2019 that would be the equivalent to $2,738 in 2019. The chip was a technical success, but the company couldn’t generate enough volume to offset the costs of development. However, in 1995 Artist Graphics tried again with their 3GA chip.

Artist Graphics’ shows 3GA graphics accelerator

Shown in public for the first time at the Design Engineering conference in Chicago in March 1995, Artist Graphics revealed their new 3-D accelerator chip, the 3GA. It was a VRAM-based 64-bit controller with an AVGA core and management for a 16-bit Z-buffer. It supported dithering and Gouraud shading as well as texture mapping and six arithmetic operations. The AVGA could support 8-,16-, and 32- bit pixels, had a fast BLT engine, eight stencil modes, an 8 x 8 color expansion capability, and rectangular and arbitrary region clipping. 3ga controller3ga controller Figure 1: Artist Graphics’ 3GA controller, circa 1995 The chip supported 4 Mbytes of VRAM for resolutions up to 2048 × 2048 and refresh rates up to 90 Hz at 1600 × 1200, as well as up to 8 Mbytes of DRAM. There was a 128-byte host FIFO, a direct 32-bit VL, a PCI, and 16-bit ISA interface. The 50 MHz part used a 240-pin PQFP package. The chip had a FIFO a write buffer for drawing-engine commands that decoupled the CPU-host interface from the 3GA drawing engine. It contained 32 longword (32 bits) entries. The FIFO managed all pipeline issues with the drawing engine and would not overwrite a register if in use. Graphics and display registers controlled most of the 3GA enhanced mode operations. They consisted of display control, frame buffer base addresses and pitches, coordinates, primitive, and interpolation registers. The memory controller serviced requests from the display controller, host interface, and the pixel engine. It generated all the VRAM/DRAM control signals as well as the local device cycles needed to access the BIOS, ROM, DAC, and clock generator. 3ga controller specs3ga controller specs Table 1: specifications of the 3GA controller The AIB exhibited excellent performance, based on 8 bits/pixel, 10-pixel lines, 50-pixel triangles using a 90 MHz Pentium with PCI. In first trials the chip exceeded its forecasts. The AIB came with 2 Mbytes of VRAM for an SRP of $395 ($724 in 2019) Too much too late. As good as the design was, and it was very good, the development cost was so high, and the sales volume so low, combined with new commodity suppliers like ATI and Nvidia who were moving faster with superior products, the company just couldn’t compete, and in 1996, 16 years after it started, Artist Graphics folded.
LATEST NEWS
Shaping the Future of HPC through Architectural Innovation and Industry Collaboration
Shaping the Future of HPC through Architectural Innovation and Industry Collaboration
Reimagining AI Hardware: Neuromorphic Computing for Sustainable, Real-Time Intelligence
Reimagining AI Hardware: Neuromorphic Computing for Sustainable, Real-Time Intelligence
Quantum Insider Session Series: Strategic Networking in the Quantum Ecosystem for Collective Success
Quantum Insider Session Series: Strategic Networking in the Quantum Ecosystem for Collective Success
Computing’s Top 30: Sukanya S. Meher
Computing’s Top 30: Sukanya S. Meher
Securing the Software Supply Chain: Challenges, Tools, and Regulatory Forces
Securing the Software Supply Chain: Challenges, Tools, and Regulatory Forces
Get the latest news and technology trends for computing professionals with ComputingEdge
Sign up for our newsletter
Read Next

Shaping the Future of HPC through Architectural Innovation and Industry Collaboration

Reimagining AI Hardware: Neuromorphic Computing for Sustainable, Real-Time Intelligence

Quantum Insider Session Series: Strategic Networking in the Quantum Ecosystem for Collective Success

Computing’s Top 30: Sukanya S. Meher

Securing the Software Supply Chain: Challenges, Tools, and Regulatory Forces

Computing’s Top 30: Tejas Padliya

Reimagining Infrastructure and Systems for Scientific Discovery and AI Collaboration

IEEE 2881: Learning Metadata Terms (LMT) Empowers Learning in the AI Age