• IEEE.org
  • IEEE CS Standards
  • Career Center
  • About Us
  • Subscribe to Newsletter

0

IEEE
CS Logo
  • MEMBERSHIP
  • CONFERENCES
  • PUBLICATIONS
  • EDUCATION & CAREER
  • VOLUNTEER
  • ABOUT
  • Join Us
CS Logo

0

IEEE Computer Society Logo
Sign up for our newsletter
IEEE COMPUTER SOCIETY
About UsBoard of GovernorsNewslettersPress RoomIEEE Support CenterContact Us
COMPUTING RESOURCES
Career CenterCourses & CertificationsWebinarsPodcastsTech NewsMembership
BUSINESS SOLUTIONS
Corporate PartnershipsConference Sponsorships & ExhibitsAdvertisingRecruitingDigital Library Institutional Subscriptions
DIGITAL LIBRARY
MagazinesJournalsConference ProceedingsVideo LibraryLibrarian Resources
COMMUNITY RESOURCES
GovernanceConference OrganizersAuthorsChaptersCommunities
POLICIES
PrivacyAccessibility StatementIEEE Nondiscrimination PolicyIEEE Ethics ReportingXML Sitemap

Copyright 2025 IEEE - All rights reserved. A public charity, IEEE is the world’s largest technical professional organization dedicated to advancing technology for the benefit of humanity.

  • Home
  • /Profiles
  • Home
  • /Profiles

Josep Torrellas

Award Recipient

Featured ImageFeatured ImageJosep Torrellas is the Saburo Muroga Professor of Computer Science at the University of Illinois at Urbana-Champaign (UIUC). He is the Director of the Center for Programmable Extreme-Scale Computing, a Co-Leader of the Intel Strategic Research Alliance (ISRA) Center on Computer Security, and past Director of the Illinois-Intel Parallelism Center. He is currently the Chair of the Computer Society Technical Committee on Computer Architecture (TCCA). He has served in the Board of Directors of the Computing Research Association (CRA), and has been a Council Member of CRA’s Computing Community Consortium. He serves in the International Roadmap for Devices and Systems (IRDS), and is a member of the U.S. National Academies Board on Army Research and Development.

Torrellas’ research interests are computer architectures and technologies for shared-memory multiprocessors, and parallel computing. He is known for his contributions to thread-level speculation, cache coherence and synchronization designs, and energy-efficient multiprocessor architectures. He has worked extensively with industry. With Intel, he developed the energy-efficient Intel Runnemede Extreme-Scale Multiprocessor, the hardware mechanisms for Record and Deterministic Replay of parallel workloads, and the out-of-the-box Bulk Multicore architecture that is built for programmability. With IBM, he contributed to the IBM PERCS Multiprocessor in aspects related to Speculative Multithreading and processing in memory. He now works with Intel on secure processor design.

Torrellas is a Fellow of IEEE, ACM, and AAAS. He received an IEEE Computer Society Technical Achievement Award, a University of Illinois Campus Award for Excellence in Graduate Student Mentoring, and was a Willett Faculty Scholar at UIUC. He has graduated 43 doctoral students, who are now faculty at leading universities such as MIT, Carnegie Mellon, Cornell, University of Washington, Georgia Tech, and USC, or leaders in industry. Prior to being at Illinois, Torrellas received a PhD from Stanford University.


2021 Harry H. Goode Memorial Award


2015 Technical Achievement Award

Awards

2021 Harry H. Goode Memorial Award
“For contributions to energy efficient and programmable shared-memory multiprocessor architectures.”
Learn more about the Harry H. Goode Memorial Award

2015 Technical Achievement Award
“For pioneering contributions to shared-memory multiprocessor architectures and thread-level speculation.”
Learn more about the Technical Achievement Award

LATEST NEWS
IEEE Uganda Section: Tackling Climate Change and Food Security Through AI and IoT
IEEE Uganda Section: Tackling Climate Change and Food Security Through AI and IoT
Blockchain Service Capability Evaluation (IEEE Std 3230.03-2025)
Blockchain Service Capability Evaluation (IEEE Std 3230.03-2025)
Autonomous Observability: AI Agents That Debug AI
Autonomous Observability: AI Agents That Debug AI
Disaggregating LLM Infrastructure: Solving the Hidden Bottleneck in AI Inference
Disaggregating LLM Infrastructure: Solving the Hidden Bottleneck in AI Inference
Copilot Ergonomics: UI Patterns that Reduce Cognitive Load
Copilot Ergonomics: UI Patterns that Reduce Cognitive Load
Read Next

IEEE Uganda Section: Tackling Climate Change and Food Security Through AI and IoT

Blockchain Service Capability Evaluation (IEEE Std 3230.03-2025)

Autonomous Observability: AI Agents That Debug AI

Disaggregating LLM Infrastructure: Solving the Hidden Bottleneck in AI Inference

Copilot Ergonomics: UI Patterns that Reduce Cognitive Load

The Myth of AI Neutrality in Search Algorithms

Gen AI and LLMs: Rebuilding Trust in a Synthetic Information Age

How AI Is Transforming Fraud Detection in Financial Transactions

FacebookTwitterLinkedInInstagramYoutube
Get the latest news and technology trends for computing professionals with ComputingEdge
Sign up for our newsletter