• IEEE.org
  • IEEE CS Standards
  • Career Center
  • About Us
  • Subscribe to Newsletter

0

IEEE-CS_LogoTM-orange
  • MEMBERSHIP
  • CONFERENCES
  • PUBLICATIONS
  • EDUCATION & CAREER
  • VOLUNTEER
  • ABOUT
  • Join Us
IEEE-CS_LogoTM-orange

0

IEEE Computer Society Logo
Sign up for our newsletter
IEEE COMPUTER SOCIETY
About UsBoard of GovernorsNewslettersPress RoomIEEE Support CenterContact Us
COMPUTING RESOURCES
Career CenterCourses & CertificationsWebinarsPodcastsTech NewsMembership
BUSINESS SOLUTIONS
Corporate PartnershipsConference Sponsorships & ExhibitsAdvertisingRecruitingDigital Library Institutional Subscriptions
DIGITAL LIBRARY
MagazinesJournalsConference ProceedingsVideo LibraryLibrarian Resources
COMMUNITY RESOURCES
GovernanceConference OrganizersAuthorsChaptersCommunities
POLICIES
PrivacyAccessibility StatementIEEE Nondiscrimination PolicyIEEE Ethics ReportingXML Sitemap

Copyright 2026 IEEE - All rights reserved. A public charity, IEEE is the world’s largest technical professional organization dedicated to advancing technology for the benefit of humanity.

  • Home
  • /Profiles
  • Home
  • /Profiles

Andre Reis

2026-2028 Distinguished Visitor

Featured Image

Andre I. Reis received his B.Sc. degree in Electrical Engineering from the Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil, in 1991, his M.Sc. degree in Computer Science also from UFRGS, in 1993, and his Ph.D. degree in Automatic and Microelectronics Systems from Université de Montpellier, Montpellier, France, in 1998. He is currently Professor in the Department of Applied Informatics, Institute of Informatics, UFRGS, since 2000. He was a visiting researcher at University of Minnesota, Minneapolis, USA, for the year 2004 - 2005. He worked as a Chief Scientist for Nangate A/S, Herlev, Denmark, from July 2006 to February 2009. He has also been a visiting researcher at Autonomous University of Barcelona, Spain, for the year 2015 – 2016, and at the University of Texas at Austin, as a JTO Fellow, from January to February in 2017. He was a visiting research scholar at TU Kaiserslautern (Germany), under the Erasmus Mundus Scholar Program, in May 2018. He was a member of the technical advisory board of Nangate from 2005 to 2018.

Prof. André Reis has 10 granted US patents and more than 200 academic publications. He has authored three books on digital circuit design. He is a senior member of the Institute of Electrical and Electronics Engineers (IEEE) and also a senior member of Association for Computing Machinery (ACM). He received Best Paper awards from the following conferences: International Federation for Information Processing (IFIP) Very Large System Integration, 1997, Symposium on Integrated Circuits and Systems Design, 2013 and ACM/IEEE International Workshop on Logic and Synthesis (IWLS) 2015. A group of students advised by Prof. Andre Reis received the first prize in the IWLS 2017 Programming Contest: "Y Logic Synthesis". He served as general chair of the ACM/IEEE IWLS, 2015, in Mountain View, CA, and as the program chair of the ACM/IEEE IWLS 2016 in Austin, TX. He received from the ACM two “Recognition of Service” Awards for organizing the IEEE/ACM IWLS 2015 and the IEEE/ACM IWLS 2016. Prof. André Reis has advised 11 PhD students, 23 master students, and 21 final undergraduate works.

Prof André Reis coordinated the cooperation project between UFRGS and Nangate Denmark from 2005 to 2012. He also coordinated the participation of UFRGS in the European FP7 Project Synaptic (https://www.synaptic-project.eu/?page_id=106).

Prof. André Reis is the founder of inPlace Design automation (https://www.inplace-da.com/), an EDA company based in Porto Alegre, Brazil.

Brazilian Lattes Curriculum available at: http://lattes.cnpq.br/2846614269371078

Contact: andreis@inf.ufrgs.br


Basic Combinational Circuits using the Pitanga board

Abstract: This talk focuses on the design of basic combinational circuits in Verilog language using the Pitanga board to design and test many simple examples. It can be tailored according to the needs of the public, to fit slots from half an hour up to eight or 16 hours. I am willing to discuss the needs of the hosts and make a presentation that fits the required needs. The Pitanga virtual board is used as a vehicle for practical exercises.

InPlace: https://www.inplace-da.com/

Pitanga board: https://board.inplace-da.com/

Basic Sequential Circuits using the Pitanga board

Abstract: This talk focuses on the design of basic sequential circuits in Verilog language using the Pitanga board to design and test many simple examples. It can be tailored according to the needs of the public, to fit slots from half an hour up to eight or 16 hours. I am willing to discuss the needs of the hosts and make a presentation that fits the required needs. The Pitanga virtual board is used as a vehicle for practical exercises.

InPlace: https://www.inplace-da.com/

Pitanga board: https://board.inplace-da.com/

Design of a small microprocessor using the Pitanga board

Abstract: This talk focuses on the design of small microprocessor circuits in Verilog language using the Pitanga board to design and test many simple examples. It can be tailored according to the needs of the public, to fit slots from half an hour up to eight or 16 hours. I am willing to discuss the needs of the hosts and make a presentation that fits the required needs. This talk can discuss a small 8-bit microprocessor with 11 instructions, as well as Risc-V small versions similar to the ones used in the Patterson and Hennessy books.The Pitanga virtual board is used as a vehicle for practical exercises.

InPlace: https://www.inplace-da.com/

Pitanga board: https://board.inplace-da.com/

LATEST NEWS
When the Defender Becomes the Attack Surface
When the Defender Becomes the Attack Surface
IEEE Computer Society Announces 2027 Emerging Technology Grant Recipients and Addresses Pivotal Topics in Computer Science and Engineering
IEEE Computer Society Announces 2027 Emerging Technology Grant Recipients and Addresses Pivotal Topics in Computer Science and Engineering
When AI Fails: Engineering Fault-Tolerant Mission-Critical Systems
When AI Fails: Engineering Fault-Tolerant Mission-Critical Systems
Beyond AI Agents: The Case for an Enterprise AI Control Plane
Beyond AI Agents: The Case for an Enterprise AI Control Plane
IEEE Computer Society Releases CVPR 2026 Compute Report
IEEE Computer Society Releases CVPR 2026 Compute Report
Read Next

When the Defender Becomes the Attack Surface

IEEE Computer Society Announces 2027 Emerging Technology Grant Recipients and Addresses Pivotal Topics in Computer Science and Engineering

When AI Fails: Engineering Fault-Tolerant Mission-Critical Systems

Beyond AI Agents: The Case for an Enterprise AI Control Plane

IEEE Computer Society Releases CVPR 2026 Compute Report

When Hours Beat Quarters: Identity Governance Becomes the New Front Line of Vulnerability Management

Accelerating Tomorrow: Navigating Executive AI, Innovation, and Enterprise Growth

Leadership Telemetry: Logs, Metrics, and Traces

Get the latest news and technology trends for computing professionals with ComputingEdge
Sign up for our newsletter