IEEE Transactions on Computers

IEEE Transactions on Computers (TC) is a monthly publication that publishes research in such areas as computer organizations and architectures, digital devices, operating systems, and new and important applications and trends.
Read the full scope of TC

 

Subscribe to TC

Submit your paper

From the March 2012 Issue

A High Performance and Memory Efficient LU Decomposer on FPGAs

By Guiming Wu, Yong Dou, Junqing Sun, & Gregory D. Peterson

Featured article thumbnail imageLU decomposition for dense matrices is an important linear algebra kernel that is widely used in both scientific and engineering applications. To efficiently perform large matrix LU decomposition on FPGAs with limited local memory, a block LU decomposition algorithm on FPGAs applicable to arbitrary matrix size is proposed. Our algorithm applies a series of transformations, including loop blocking and space-time mapping, onto sequential nonblocking LU decomposition. We also introduce a high performance and memory efficient hardware architecture, which mainly consists of a linear array of processing elements (PEs), to implement our block LU decomposition algorithm. Our design can achieve optimum performance under various hardware resource constraints.

download PDF View the PDF of this article      csdl View this issue in the digital library

 Editorials and Announcements

PETCAM: A Power Efficient TCAM Architecture for Forwarding Tables

Introduction to “Concurrent On-Line Testing and Error/Fault Resilience of Digital Systems”

A word from the Editor-in-Chief, Albert Y. Zomaya

 

Upcoming Special Sections

  • Special Section on Concurrent On-Line Testing and Error/Fault Resilience of Digital Systems

Subscribe to TC Newsletters Sign up to receive email alerts when a new issue of TC is online.