From the July-December 2013 issue

High Performance, Energy Efficient Chipkill Correct Memory with Multidimensional Parity

By Xun Jian, John Sartori, Henry Duwe, Rakesh Kumar

Featured article thumbnail imageIt is well-known that a significant fraction of server power is consumed in memory; this is especially the case for servers with chipkill correct memories. We propose a new chipkill correct memory organization that decouples correction of errors due to local faults that affect a single symbol in a word from correction of errors due to device-level faults that affect an entire column, sub-bank, or device. By using a combination of two codes that separately target these two fault modes, the proposed chipkill correct organization reduces code overhead by half as compared to conventional chipkill correct memories for the same rank size. Alternatively, this allows the rank size to be reduced by half while maintaining roughly the same total code overhead.

download PDF View the PDF of this article      csdl View this issue in the digital library


Editorials and Announcements

Editorials

Annual Index


Access recently published CAL articles

RSSSubscribe to the RSS feed of latest CAL content added to the digital library.

MailSign up for the Transactions Connection newsletter.


CAL Flyer thumbnail

Download the IEEE Computer Architecture Letters flyer (PDF)

 

IEEE Computer Architecture Letters (CAL) is a bi-annual forum for fast publication of new, high-quality ideas in the form of short, critically refereed, technical papers. Submissions are welcomed on any topic in computer architecture.
Read the full scope of CAL