IEEE Computer Architecture Letters
IEEE Computer Architecture Letters (CAL) is a semi-annual forum for fast publication of new, high-quality ideas in the form of short, critically refereed, technical papers. Submissions are welcomed on any topic in computer architecture.
The IEEE Computer Society seeks applicants for the position of editor-in-chief of the IEEE Computer Architecture Letters, serving a three-year term starting 1 January 2017, renewable for one additional two-year term. Please view the EIC Search Ad for more information or contact Kimberly Sperka, firstname.lastname@example.org
From the July-December 2015 issue
Resistive Associative Processor
By Leonid Yavits, Shahar Kvatinsky, Amir Morad, and Ran Ginosar
Associative Processor (AP) combines data storage and data processing, and functions simultaneously as a massively parallel array SIMD processor and memory. Traditionally, AP is based on CMOS technology, similar to other classes of massively parallel SIMD processors. The main component of AP is a Content Addressable Memory (CAM) array. As CMOS feature scaling slows down, CAM experiences scalability problems. In this work, we propose and investigate an AP based on resistive CAM—the Resistive AP (ReAP). We show that resistive memory technology potentially allows scaling the AP from a few millions to a few hundred millions of processing units on a single silicon die. We compare the performance and power consumption of a ReAP to a CMOS AP and a conventional SIMD accelerator (GPU) and show that ReAP, although exhibiting higher power density, allows better scalability and higher performance.
Editorials and Announcements
- Introducing the New Editor-in-Chief of the IEEE Computer Architecture Letters
- A Message from the New Editor-in-Chief and Introduction of New Associate Editors
Access recently published CAL articles
Subscribe to the RSS feed of latest CAL content added to the digital library.
Sign up for the Transactions Connection newsletter.