This index covers all technical items - papers, correspondence, reviews, etc. that appeared in this periodical during 2001, and items from previous years that were commented upon or reprinted in 2001. De partments and other items may also be covered if they have been judged to have ar chi val value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive page number. The Subject Index contains entries for scribbling the item under the appropriate subject heading, plus the first author's name, the publication abbreviation, and the inclusive page number.

Note that the item title is found only under the primary entry inclusive pages. Sub ject cross-references are included to assist in finding the first author's name, the publication abbreviation, month, and year, and in chusive pages. Sub ject cross-references are in cluded to as sist in finding items of in ter est. Note that the item title is found only under the primary entry.

AUTHOR INDEX

A
Aball, B. M. Banikazemi, X. Shen, H. Franke, D. E. Poff, and T. B. Smith. Hardware compressed main memory: Operating system support and performance evaluation; T-C Nov 01 1219
Agarwal, A., see Barua, R., T-C Nov 01 1234-1247
Aggarwal, C. C., J. L. Wolf, and P. S. Yu. The maximum factor queue length batching scheme for video-on-demand systems; T-C Feb 01 97-110
Altman, E. see Ebcioglu, K., T-C Jun 01 529-548
Amarasinghe, S., see Barua, R., T-C Nov 01 1234-1247
Ananta, A., F. Ferrandi, V. Piuri, and M. Sami. Semiconcurrent error detection in data paths; T-C May 01 449-465
Arul, J. see Kavi, K.M., T-C Aug 01 834-846
Atallah, M. J. On estimating the large entries of a convolution; T-C Mar 01 193-196
Austin, T., see Reiman, G., T-C Apr 01 338-355
Aydin, H., R. Melhem, D. Mosse, and P. Mejia-Alvarez. Optimal reward-based scheduling for periodic real-time tasks; T-C Feb 01 111-130
Ayguade, E., see Llusa, J., T-C Mar 01 234-249
Ayguade, E., see Lopez, D., T-C Oct 01 1033-1051
Ayler, J. H., see Gang Han, T-C Sep 01 897-905

B
Bae, I. D. see Meleis, W. M., T-C Aug 01 784-797
Banergee, P., see Kendemir, M., T-C Dec 01 1321-1336
Banikazemi, M., see Aball, B., T-C Nov 01 1219
Baqar Zaidi, M. see Barua, R., T-C Nov 01 1202-1218
Barua, R., W. Lee, S. Amarasinghe, and A. Agarwal. Compiler support for scalable and efficient memory systems; T-C Nov 01 1234-1247
Beaumont, O., V. Boudet, A. Petitet, F. Rastello, and Y. Robert. A proposal for a heterogeneous cluster ScalAPACK (dense linear solvers); T-C Oct 01 1052-1070
Bell, G. B., see Lepak, K.M., T-C Nov 01 1174-1190
Benveniste, C. D., P. A. Franaszek, and J. T. Robinson. Cache-memory interfaces in compressed memory systems; T-C Nov 01 1106-1116
Bernasconi, A., B. Codenotti, and J. M. Vanderkam. A characterization of bent functions in terms of strongly regular graphs; T-C Sep 01 984-985
Bernet, G., A. Burns, and A. Lianoski. Weakly hard real-time systems; T-C Apr 01 308-321
Bianchini, N. S. Fanelli, and M. Gori. Optimal algorithms for well-conditioned nonlinear systems of equations; T-C Jul 01 689-698
Bin Wang see Hung-Ying Tyan, T-C Mar 01 197-214
Blum, I., and C. Paar. High-radix Montgomery modular exponentiation on reconfigurable hardware; T-C Jul 01 759-764
Bondavalli, A., see Mura, L., T-C Dec 01 1337-1351
Boudet, V., see Beaumont, O., T-C Oct 01 1052-1070
Bremer, F., see Haynal, S., T-C Mar 01 250-267
Brown, B.D., and H.C. Card. Stochastic neural computation. I. Computational elements; T-C Sep 01 891-905
Brown, B.D., and H.C. Card. Stochastic neural computation. II. Soft competitive learning; T-C Sep 01 906-920
Burger, D., see Lin, W.-F., T-C Nov 01 1202-1218
Burns, A., see Bernat, G., T-C Apr 01 308-321
Butas, J., see Chiu-Sing Choy, T-C Sep 01 992-997
Butler, J. T., see Sasan, T., T-C Sep 01 935-948

C
Calder, B., see Reiman, G., T-C Apr 01 338-355
Card, H. C., see Brown, B. D., T-C Sep 01 891-905
Card, H. C., see Brown, B. D., T-C Sep 01 906-920
Carter, J. B., see Zhang, L., T-C Nov 01 1117-1132
Chan Cheong-Fat, see Chiu-Sing Choy, T-C Sep 01 992-997
Chausu Yu, see Sangman Moh, T-C Aug 01 811-823
Chau-Ju Hou, see Ching-Chih Han, T-C May 01 414-431
Chatterjee, A., see Koppolu, S., T-C Feb 01 186-191
Chatterjee, A., see Sadasiv, K., T-C Oct 01 1007-1019
Chattopadhyay, S., see Dasgupta, P., T-C Feb 01 177-185
Chaudhuri, P. P. see Dasgupta, P., T-C Feb 01 177-185
Chen, P. M., see Ng, W. T., T-C Apr 01 322-337
Chen, S.-J., see Yen, M.-H., T-C Nov 01 1291-1294
Chen Gen-Huey, see Sun-Yuan Hsieh, T-C Sep 01 960-971
Cheong-Fat Chan, see Chiu-Sing Choy, T-C Sep 01 992-997
Chessa, S., and P. Maestri. Correct and almost complete diagnosis of processor grids; T-C Oct 01 1095-1102
Chih-Fang Wang, and S. Sahni. Matrix multiplication on the OTIS-Mesh optical-electronic computer; T-C Jul 01 635-646
Chien-Wen Hsieh, and Kwei-Jay Lin. Scheduling real-time systems with end-to-end timing constraints using the distributed pinwheel model; T-C Jan 01 51-66
Childers, B., see Hurson, A. R., T-C Aug 01 767-768
Ching-Chih Han, see Hung-Ying Tyan, T-C Mar 01 197-214
Ching-Chih Han, K.G. Shin, and Chau-Ju Hou. Synchronous bandwidth allocation for real-time communications with the timed-token MAC protocol; T-C May 01 414-431
Chin-Wen Ho, see Sun-Yuan Hsieh, T-C Sep 01 960-971
Chiu-Yung Lee, Chen Hung-Ying, Lu, and Jau-Yien Lee. Bit-parallel systolic multipliers for GF(2^n) fields defined by all-one and equally spaced polynomials; T-C May 01 385-393
Chiu-Sing Choy, B. Butas, J. Povazaric, and Cheong-Fat Chan. A new control circuit for asynchronous micropipelines; T-C Sep 01 992-997
Cho, Y., see Lee, D., T-C Dec 01 1352-1361
Choi, J., see Lee, D., T-C Dec 01 1352-1361
Choi Kyunghee see Kyunghee Choi, T-C May 01 526-528
Chou Hsuneung see Hee Yong Youn, T-C Apr 01 371-383
Chung-Gun Oh see Sangyeun Cho, T-C Jul 01 709-723
Choudhary, A., see Kendemir, M., T-C Dec 01 1321-1336
Chou Chiu-Sing see Chiu-Sing Choy, T-C Sep 01 992-997
Chung Jin-Wook see Hee Yongsung, T-C Apr 01 371-383
Codenottl, B., see Bernasconi, A., T-C Sep 01 984-985
Cohen, G. D., see Kendemir, A., see Lobstein. On codes identifying vertices in the two-dimensional square lattice with diagonals; T-C Feb 01 174-176
Corradella, J., see Pastor, E., T-C May 01 432-448
Costa, V. B. Jacob, B. Davis, and T. Mudge. High-performance DRAMs in workstation environments; T-C Nov 01 1133-1153
Cuyt, A. and R.B. Lenin. Multivariate rational approximants for multiclass closed queuing networks; T-C Nov 01 1279-1288

D
Dasgupta, P., S. Chattopadhyay, P. P. Chaudhuri, and I. Sengupta. Cellular automata-based recursive pseudoeextensive test pattern generator; T-C Feb 01 177-185
Davidson, E. S., see Tyson, G. S., T-C Aug 01 776-783
Davis, P., see Cuppu, V., T-C Nov 01 1113-1153
Delahue, V., see Kandemir, N. Vijaykrishtnan, A. Sivasubramanian, and M.J. Irwin. Hardware software techniques for controlling DRAM power modes; T-C Nov 01 1154-1173
Deying Li, see Lu Ruan, T-C Jul 01 750-758
Diamantakos, G., see Karagianni, K., T-C Jun 01 1609-622
Dingzhu Du, see Lu Ruan, T-C Jul 01 750-758
Dongman Lee, see Hee Yong Youn, T-C Apr 01 371-383
Dongman Lee, see Sangman Moh, T-C Aug 01 811-823
Dongsoo Han, see Sangman Moh, T-C Aug 01 811-823
Drechsler, R., see Jankovic, D., T-C Feb 01 147-157
Du Dingzhu, see Lu Ruan, T-C Jul 01 750-758

E
Ebcioğlu, K., E. Altman, M. Gschwind, and S. Sathaye. Dynamic binary translation and optimization; T-C Jun 01 529-548
Eckhardt, J., see Llosa, J., T-C Mar 01 234-249
Eichenberger, A.E., see Eckhardt, J., T-C Nov 01 1106-1116
Eckhardt, J., see Aball, B., T-C Dec 01 1219
Franz, M., see Kiessler, T., T-C Jun 01 540-566
Fujita, M., see Jain, J., T-C Nov 01 1289-1290

G
Gang Han, R.H. Klenke, and J.H. Aylor. Performance modeling of hierarchical crossbar-based multicomputer systems; T-C Sep 01 877-890
Gen-Huey Chen, see Sun-Yuan Hsieh, T-C Sep 01 960-971
George, C.N., see Merten, M.C., T-C Jun 01 567-589
Ghosh, S., Ped-DSD: an asynchronous, distributed event-driven simulation algorithm with consistent event preemption for accurate execution of VHDL descriptions on parallel processors; T-C Jan 01 28-50
Gibun Yungh, see Kyunghee Choi, T-C Mar 01 526-528
Giorgi, R., see Kavi, K.M., T-C Aug 01 843-846
Goff, T., see Phatak, D.S., T-C Nov 01 1267-1278
Gomez, G., see Liu, Y.A., T-C Dec 01 1295-1309
Gong, W.-B., see Liu, C., T-C Sep 01 197-214
Gonzalez, A., see Llosa, J., T-C Mar 01 234-249
Gonzalez, A., see Parcerisa, J.-M., T-C Oct 01 1084-1094
Gonzalez, A., see Gonzalez, J., T-C Dec 01 1362-1376
Gonzalez, J., and A. Gonzalez. Control-flow speculation through value prediction; T-C Dec 01 1362-1376
Gori, M., see Bianchini, N., T-C Jul 01 689-698
Gschwind, M., see Ebcioğlu, K., T-C Jun 01 529-548
Guarn, D.J., see Yu-Liang Liu, T-C May 01 500-505
Gun Oh Choo, see Hee Yong Youn, T-C Apr 01 371-383
Gyllenhaal, I.C., see Merten, M.C., T-C Jun 01 567-589
Gyunghe Lee, see Sangyeun Cho, T-C Jul 01 709-723

H
Hadlmoglu, H., D. Kaeli, and F. Lombardi. Introduction to the special section on high performance memory systems; T-C Nov 01 1103-1104
Ha Jiheng, see Johnson, E.E., T-C Feb 01 158-173
Hamacher, V.C., and Hong Jiang. Hierarchical ring network configuration and performance modeling; T-C Jan 01 1-12
Hamada, T., see Kiniwa, J., T-C Sep 01 972-983
Han Ching-Chih, see Hung-Ying Tyan, T-C Mar 01 197-214
Han Ching-Chih, see Ching-Chih Han, T-C Mar 01 414-431
Han Dongsoo, see Sangman Moh, T-C Aug 01 811-823
Han Gang, see Gang Han, T-C Sep 01 877-890
Hasan, M.A. Power analysis attacks and algorithmic approaches to their countermeasures for Koblitz curve cryptosystems; T-C Oct 01 1071-1083
Haynal, S., and F. Brewer. Automata-based symbolic scheduling for loop DGFS; T-C Mar 01 250-267
Hee Yong Youn, Choo Gun Oh, Hyunseung Choo, Jin-Wook Chung, and Dongman Lee. An efficient algorithm-based fault tolerance design using the weighted data-check relationship; T-C Apr 01 371-383
Hee Yong Youn, see Sangman Moh, T-C Aug 01 811-823
Ho Chih-Wen, see Sun-Yuan Hsieh, T-C Sep 01 960-971
Hong, S., see Ryu, M., T-C Dec 01 1310-1320
Hong Jiang, see Hamacher, V.C., T-C Jul 01 1-12
Honkala, I., see Cohen, G.D., T-C Feb 01 174-176

I
Irwin, M.J., see Delaluz, V., T-C Nov 01 1154-1173

J
Jacob, B., and T. Mudge. Uniprocessor virtual memory without TLBs; T-C May 01 482-499
Jacob, B., see Cuppu, V., T-C Nov 01 1133-1153
Jain, J., I. Wegener, and M. Fujita. A note on complexity of OBDD composition and efficiency of partitioned-OBDDs over OBDDs; T-C Nov 01 1289-1290
Jankovic, D., R.S. Stankovic, and R. Drechsler. Decision diagram method for calculation of pruned Walsh transform; T-C Feb 01 147-157
Jau-Yien Lee, see Chiiou-Ying Lee, T-C May 01 1385-393
Jianchao Wang, see Yuanyuan Yang, T-C Oct 01 1020-1032
Jiang Hong, see Hamacher, V.C., T-C Jan 01 1-12
Jia Xiaohua, see Lu Ruan, T-C Jul 01 750-758
Jie Mi, see Yibe Ling, T-C Jul 01 699-708
Jiheng Ha, see Johnson, E.E., T-C Feb 01 158-173
Jin-Wook Chung, see Hee Yong Youn, T-C Apr 01 371-383
John, L.K., see Radhakrishnan, R., T-C Feb 01 131-146
John, L.K., see Tao Li, T-C Sep 01 1921-934
Johnson, E.E., Jiheng Ha, and M. Baqar Zaidi. Lossless trace compression; T-C Feb 01 158-173
Jung Gyuhun, see Kyunghee Choi, T-C May 01 526-528
Juhnhyung Um, and TaeWhan Kim. An optimal allocation of carry-save-adders in arithmetic circuits; T-C Mar 01 215-233

K
Kaeli, D., see Hadlmoglu, H., T-C Nov 01 1103-1104
Kandemir, M., and J. Ramanujam. Data relation vectors: a new abstraction for data optimizations; T-C Jul 01 234-249
Kandemir, M., see Kiniwa, J., T-C Sep 01 972-983
Karagianni, K. V. Pulilouras, G. Diamantakos, and T. Stouraitis. Operation-saving VLSI architectures for 3D geometrical transformations; T-C Jun 01 609-622
Keqing Li, and Y.Y. Pan. Parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system; T-C May 01 519-525
Kim, C.S., see Lee, D., T-C Dec 01 1352-1361
Kim, J.-H., see Lee, D., T-C Dec 01 1352-1361
Kim Taewhan, see Juhnhyung Um, T-C Mar 01 215-233
Kimura, I., see T-C Sep 01 1154-1173
Kiniwa, J., T. Hamada, and D. Mizoguchi. Lookahead scheduling requests for multisize page caching; T-C Sep 01 972-983
Kistler, T., and M. Franz. Continuous program optimization: Design and evaluation; T-C Jul 01 549-566
Klenke, R.H., see Gang Han, T-C Sep 01 1877-890
Koc, C.K., see Sunar, B., T-C Jan 01 83-87
Kogge, P.M., see Zuyban, V.V., T-C Mar 01 268-285
Koppolu, S., and A. Chatterjee. Hierarchical diagnosis of identical units in a system; T-C Feb 01 186-191
Koren, I., see Phatak, D.S., T-C Nov 01 1267-1278
Krishna, C.M., see Liu, C., T-C Sep 01 997-1003
Kumar, D.R., W.A. Najjar, and P.K. Srimani. A new adaptive hardware tree-based multicast routing in k-ary-cubes; T-C Jul 01 647-659
Kuo Tei-Wei, see Tei-Wei Kuo, T-C Jul 01 660-673
Kwey-Jay Lin, see Chih-Wen Hsueh, T-C Jan 01 51-66
Adders
constant-time addition and simultaneous format conversion based on
redundant binary representations. Phatak, D.S., + , T-C Nov 01
1267-1278
optimal allocation of carry-save-adders in arith. ccts. Junhyung Um, + ,
T-C Mar 01 215-233

Algebra
Galois fields; Polynomials; Process algebra
Algorithm theory; cf. Computational complexity

Approximation theory
multivariate rational approximations for multiclass closed queuing
networks. Cayt, A., + , T-C Nov 01 1279-1288

Arithmetic
cf. Digital arithmetic

Asynchronous circuits
control cct. for asynchronous micropipelines. Chiuh-Sing Choy, + , T-C Sep
01 992-997

Asynchronous transfer mode
Fibonacci opt. ATM switch, design and eval. Shum, A., + , T-C May 01
466-481

Automata theory
looping DFGs, automata-based symbolic scheduling. Haynal, S., + , T-C
Mar 01 250-267

B

Bandwidth allocation
time-locked MAC protocol, sync. bandwidth allocation for real-time
commun. Ching-Chih Han, + , T-C May 01 414-431

Binary decision diagrams
pruned Walsh transform, decision diag. method. Jankovic, D., + , T-C Feb
01 147-157
symbolic anal. of bounded Petri nets. Pastor, E., + , T-C May 01 432-448

Block codes; cf. Hamming codes

Boolean algebra; cf. Boolean functions

Boolean functions
bent fn.s. characterization in terms of strongly regular graphs. Bernasconi,
A., + , T-C Sep 01 964-985
complexity of OBDD composition and efficiency of partitioned-OBDDs
over OBDDs. Jain, J., + , T-C Nov 01 1289-1290
symbolic anal. of bounded Petri nets. Pastor, E., + , T-C May 01 432-448

Boundary scan testing
identical struct. arrays, boundary scan-based relay wave propog. test.
Sasidhar, K., + , T-C Oct 01 1007-1019

Broadband networks
connection admission control, performability. Meyer, J.F., T-C Jul 01
724-733

Buffer storage
designing memory hierarchy with hardware prefetching. Lin, W.-F., + ,
T-C Nov 01 1202-1218

Buffer storage; cf. Cache storage

Built-in self test
recursive pseudoexhaustive test pattern generator, cellular
automata-based. Dasgupta, P., + , T-C Feb 01 177-185

C

Cache storage
ADigNB, full map directory-based cache coherence protocols. Tao Li, + ,
T-C Sep 01 921-934
cache-memory interfaces in compressed systems memory. Benveniste,
C.D., + , T-C Nov 01 1106-1116
hardware compressed main memory; operating system support and
performance evaluation. Abidi, B., + , T-C Nov 01 1219
hierarchical ring network, config./perform. modeling. Humacher, V.C., + ,
T-C Jan 01 1-12
high bandwidth on-chip cache design. Wilson, K.M., + , T-C Apr 01
292-307
high performance memory systems (special section). T-C Nov 01
1103-1166
high performance memory systems (special section intro.). Hadimloglu,
H., + , T-C May 01 1103-1104
improving performance of large physically indexed caches by decoupling
memory addresses from cache addresses. Min, R., + , T-C Nov 01
1191-1201
impulse memory controller. Zhang, L., + , T-C Nov 01 1117-1132
lookahead scheduling requests for multisize page caching. Kinawi, J., + ,
T-C Sep 01 972-983
LRFU; spectrum of policies that subsumes least recently used and least
frequently used policies. Lee, D., + , T-C Dec 01 1352-1361
Rio file cache, design and verification. Ng, W.T., + , T-C Apr 01 322-337
silent stores and store value locality. Lepak, K.M., + , T-C Nov 01
1174-1190

uniprocessor virtual memory without translation lookaside buffers. Jacob,
B., + , T-C May 01 482-499

Calculus
Functional techniques
Capacity management (computers)
high-performance DRAMs in workstation environments. Cuppu, V., + ,
T-C Nov 01 1133-1153
impulsive memory controller. Zhang, L., + , T-C Nov 01 1177-1132

Carry logic
optimal allocation of carry-save-adders in arith. ccts. Junhyung Um, + ,
T-C Mar 01 215-233

Cellular arrays; cf. Systolic arrays
Cellular automata
recursive pseudoexhaustive test pattern generator, cellular
automata-based. Dasgupta, P., + , T-C Feb 01 177-185

Cellular radio
large-scale mobility databases in cellular telephone networks, overflow
elimination. Yi-Bing Lin, T-C Apr 01 356-370

Channel capacity
connection admission control, performability. Meyer, J.F., T-C Jul 01
724-733

Circuit analysis computing
boundary scan-based relay wave propog. test. arrays of identical struct.
Sasidhar, K., + , T-C Oct 01 1007-1019

Circuit CAD; cf. Hardware description languages

Circuit complexity
semiconcurrent error detect. in data paths. Antola, A., + , T-C May 01
449-465

Codes; cf. Error correction codes

Combinational circuits
digital FIR filters, testing schemes. Mukherjee, N., + , T-C Jul 01
674-688

Combinatorial mathematics; cf. Graph theory

Compiler generators
automatic code mapping on intelligent memory architecture. Solihin, Y., + ,
T-C Nov 01 1248-1266
compiler support for scalable and efficient memory systems. Barua, R., + ,
T-C Nov 01 1234-1247

Computational complexity
GF, type II multiplier. Samir, B., + , T-C Jan 01 83-87
01 1052-1070
Mastrovito multipliers for general irreducible polynomials, systematic
design. Tong Zhang, + , T-C Jul 01 734-749
optimal algms. for well-conditioned nonlin. systs. of eqns. Bianchini, N.,
+ , T-C Jul 01 689-698
optimal reward-based scheduling for periodic real-time tasks. Aydin, H.,
+ , T-C Feb 01 111-130
parallel algoritm multiplication on lin. array with, reconfigurable pipelined
bus syst. Keqin Li, + , T-C May 01 519-525
relax. memory consistency hiding with compiler. Lee, J., + , T-C Aug 01
824-833
scheduled dataflow, execution paradigm, archit., and perform. eval. Kavi,
K.M., + , T-C Aug 01 834-846
scheduling policies for class of IRIS real-time tasks. Kyunghee Choi, + ,
T-C May 01 526-528
time-locked MAC protocol, sync. bandwidth allocation for real-time
commun. Ching-Chih Han, + , T-C May 01 414-431
wide issue proc., high-bandwidth memory pipeline. Sangyeon Cho, + , T-C
Jul 01 709-723

Computational complexity; cf. Circuit complexity

Computational geometry
Liu, + , T-C May 01 500-505

Computation theory; cf. Automata theory

Computer aided analysis; cf. Digital simulation

Computer architecture
decoupled front-end archit., optim. enabled. Reinman, G., + , T-C Apr 01
338-355
high performance memory systems (special section). T-C Nov 01
1103-1166
high performance memory systems (special section intro.). Hadimloglu,
H., + , T-C Nov 01 1103-1104
lower-power high-perform. superscalar archities. Zyan, V.V., + , T-C Mar
01 268-285
rePlay, hardware framework for dyn. optim. Patel, S.J., + , T-C Jun 01
590-608

Computer architecture; cf. Memory architecture; Parallel architectures;
Reconfigurable architectures

Computer debugging
hierarchical diagnosis of identical units in syst. Koppola, S., + , T-C Feb 01
186-191

+ Check author then try for co authors
**Computer interfaces; cf. System busses**

**Computer networks**
optimal fault-tolerant routing algm. for double-loop networks. *Yu-Liang Liu, +, T-C May 01 500-505*

two-stage satellite-terrestrial wireless systs., push-based inform. delivery. *Eretin, O., +, T-C May 01 506-518*

**Computer peripheral equipment; cf. Digital storage**

**Computer testing**
hierarchical diagnosis of identical units in syst. *Koppolu, S., +, T-C Feb 01 186-191*

**Concurrency control**
abort-oriented concurrency control for real-time databases. *Tei-Wei Kuo, +, T-C Jul 01 660-673*

deadlock-free oblivious wormhole routing with cyclic dependencies. *Schwiebert, L., T-C Sep 01 865-876*

**Content-addressable storage**
ADirgNB, full map directory-based cache coherence protocols. *Tao Li, +, T-C Sep 01 921-934*

**Control equipment; cf. Controllers**
impulse memory controller. *Zhang, L., +, T-C Nov 01 1117-1132*

**Convolution**
estimating large entries of convolution. *Atallah, M.J., T-C Mar 01 193-196*

multivariate rational approximants for multiclass closed queuing networks. *Ceyt, A., +, T-C Nov 01 1279-1288*

**Cost-benefit analysis**
automatic accurate cost-bound analysis for high-level languages. *Liu, Y.A., +, T-C Dec 01 1295-1309*

**Cryptography**
fast algm. for multiplicative inversion in GF(2^m) using normal basis. *Takagi, N., +, T-C May 01 394-398*

high-radix Montgomery modular exponentiation on reconfigurable hardware. *Blum, T., +, T-C Jul 01 759-764*

Koblitz curve cryptosystem countermeasures, power anal. attacks. *Hasan, M.A., T-C Oct 01 1071-1083*

**Database management systems**
abort-oriented concurrency control for real-time databases. *Tei-Wei Kuo, +, T-C Jul 01 660-673*

large-scale mobility databases in cellular telephone networks, overflow elimination. *Yi-Bing Lin, T-C Apr 01 356-370*

**Database management systems; cf. Distributed databases**

**Data communication equipment; cf. Network computers**

**Data compression**
DCT implement. with distributed arith. *Sungwook Yu, +, T-C Sep 01 985-991*

less lossy trace compression. *Johnson, E.E., +, T-C Feb 01 158-173*

**Data flow computing**
scheduled dataflow, execution paradigm, archit., and perform. eval. *Kavi, K.M., +, T-C Aug 01 834-846*

**Data flow graphs**
looping DFGs, automata-based symbolic scheduling. *Haynal, S., +, T-C Mar 01 250-267*

semiconductor error detect. in data paths. *Antola, A., +, T-C May 01 449-460*

**Data handling; cf. Symbol manipulation**

**Data integrity**
abort-oriented concurrency control for real-time databases. *Tei-Wei Kuo, +, T-C Jul 01 660-673*

**Data structures**
continuous program optim., design and eval. *Kistler, T., +, T-C Jun 01 549-566*

data rel. vectors, abstraction for data optim. *Kandemir, M., +, T-C Aug 01 798-810*

symbolic anal. of bounded Petri nets. *Pastor, E., +, T-C May 01 432-448*

**Decision diagrams**
complexity of OBDD composition and efficiency of partitioned-OBDDs over OBDDs. *Jain, J., +, T-C Nov 01 1289-1290*

**Decision diagrams; cf. Binary decision diagrams**

**Decision trees**
control-flow speculation through value prediction. *Gonzalez, J., +, T-C Dec 01 1362-1376*

**Delay circuits; cf. Delay lines**

**Delays**
real-time syst., scheduling, distributed pinwheel model. *Chih-Wen Hsueh, +, T-C Jan 01 51-66*

**Design for testability**
boundary scan-based relay wave propog. test of arrays of identical struct. *Sasidhar, K., +, T-C Oct 01 1007-1019*

**Diagrams; cf. Decision diagrams**

**Digital arithmetic**
constant-time addition and simultaneous format conversion based on redundant binary representations. *Phatik, D.S., +, T-C Nov 01 1267-1278*

**Digital arithmetic**
bit-parallel systolic multipliers for GF(2^m) fields defined by all-one and equally spaced polynomials. *Chiu-Yung Lee, +, T-C May 01 385-393*

GF type II multiplier. *Tan, B., +, T-C Jun 01 83-87*

Koblitz curve cryptosystem countermeasures, power anal. attacks. *Hasan, M.A., T-C Oct 01 1071-1083*

Mastrovito multipliers for general irreducible polynomials, systematic design. *Tong Zhang, +, T-C Jul 01 734-749*

stochastic neural computation. *Brown, B.D., +, T-C Sep 01 1901-905*

stochastic neural computation, soft competitive learning. *Brown, B.D., +, T-C Sep 01 906-920*

very-high radix division, prescaling/selection by rounding. *Montuschi, P., +, T-C Jan 01 13-27*

**Digital arithmetic; cf. Carry logic; Floating point arithmetic; Redundant number systems**

**Digital circuits**
cf. Adders; Digital filters

**Digital filters**
digital FIR filters, testing schemes. *Mukherjee, N., +, T-C Jul 01 674-688*

**Digital integrated circuits; cf. Microprocessor chips; Storage management chips**

**Digital simulation**
wormhole-routed k-ary n-cubes in presence of hot-spot traffic, anal. modeling. *Sarbazi-Azad, H., +, T-C Jul 01 623-634*

**Digital simulation; cf. Discrete event simulation; Virtual machines**

**Digital storage**
designing memory hierarchy with hardware prefetching. *Lin, W.-F., +, T-C Nov 01 1202-1218*

hardware and software techniques for controlling DRAM power modes. *Delaluz, V., +, T-C Nov 01 1154-1173*

high performance memory systems. *Wilkes, M.V., T-C Nov 01 1105-1106*

high performance memory systems (special section). *T-C Nov 01 1103-1106*

high performance memory systems (special section intro.). *Hadimloglu, H., +, T-C Nov 01 1103-1104*

improving performance of large physically indexed caches by decoupling memory addresses from cache addresses. *Min, R., +, T-C Nov 01 1179-1201*

silent stores and store value locality. *Lepak, K.M., +, T-C Nov 01 1174-1190*

**Digital storage; cf. Buffer storage; Random-access storage**

**Digital systems; cf. Computer networks; Real-time systems**

**Directed graphs**
complexity of OBDD composition and efficiency of partitioned-OBDDs over OBDDs. *Jain, J., +, T-C Nov 01 1289-1290*

optimal fault-tolerant routing algm. for double-loop networks. *Yu-Liang Liu, +, T-C May 01 506-505*

proc. grid diagnosis, correct and almost complete. *Chessa, S., +, T-C Oct 01 1095-1102*

**Directed graphs; cf. Petri nets**

**Discrete cosine transforms**
DCT implement. with distributed arith. *Sungwook Yu, +, T-C Sep 01 985-991*

**Discrete event simulation**
lossless trace compression. *Johnson, E.E., +, T-C Feb 01 158-173*

VHDL descriptions, asynchronous distributed event driven simul. algm. *Gosh, S., T-C Jan 01 28-50*

**Distributed algorithms; cf. Parallel algorithms**

**Distributed arithmetic**
DCT implement. with distributed arith. *Sungwook Yu, +, T-C Sep 01 985-991*

**Distributed databases**
automatic code mapping on intelligent memory architecture. *Solihin, Y., +, T-C Nov 01 1248-1266*

**Distributed processing**
timing constraint remapping to achieve time equi-continuity in distributed real-time systems. *Ryu, M., +, T-C Dec 01 1310-1320*

**Distributed processing; cf. Computer networks; Distributed databases; Message passing; Network operating systems; Parallel processing; Pipeline processing; Processor scheduling**

**Distributed programming; cf. Parallel programming**

**DRAM chips**
designing memory hierarchy with hardware prefetching. *Lin, W.-F., +, T-C Nov 01 1202-1218*
hardware and software techniques for controlling DRAM power modes. Delaluz, V., + , T-C Nov 011554-1173
high-performance DRAMs in workstation environments. Cappa, V., + , T-C Nov 01 1133-1153
high performance memory systems. Wilkes, M.V., T-C Nov 01 1105-1106
Dynamic response; cf. Transient response

E
Electronic engineering; cf. Low-power electronics
Electronic engineering computing; cf. Logic simulation
Embedded systems
automatic accurate cost-bound analysis for high-level languages. Liu, Y.A., + , T-C Dec 01 1295-1309
Energy conservation
lower-power high-perform. superscalar archits. Zyuban, V.V., + , T-C Mar 01 268-285
Energy resources; cf. Energy conservation
Engineering computing; cf. Virtual machines
Error correction codes
algm.-based fault tolerance design using weighted data-check rels. Hee Yong Youn, + , T-C Apr 01 371-383
fast algm. for multiplicative inversion in GF(2^m) using normal basis. Takagi, N., + , T-C May 01 394-399
Error detection
semiconcurrent error detect. in data paths. Antola, A., + , T-C May 01 449-465
Errors; cf. Roundoff errors
Evolutionary computation; cf. Cellular automata

F
Fault diagnosis
hierarchical diagnosis of identical units in syst. Koppolu, S., + , T-C Feb 01 186-191
proc. grid diagnosis, correct and almost complete. Chessa, S., + , T-C Oct 01 1095-1102
Fault tolerance; cf. Fault tolerant computing
Fault tolerant computing
algm.-based fault tolerance design using weighted data-check rels. Hee Yong Youn, + , T-C Apr 01 371-383
optimal checkpoint placement using variational calculus approach. Yibei Ling, + , T-C Jul 01 1699-708
optimal fault-tolerant routing algm. for double-loop networks. Yu-Liang Liu, + , T-C May 01 500-505
proc. grid diagnosis, correct and almost complete. Chessa, S., + , T-C Oct 01 1095-1102
semiconcurrent error detect. in data paths. Antola, A., + , T-C May 01 449-465
Fault tolerant computing; cf. Software fault tolerance
Fibers; cf. Optical fibers
Field programmable gate arrays
high-radix Montgomery modular exponentiation on reconfigurable hardware. Blum, T., + , T-C Jul 01 759-764
File organization
Rio file cache, design and verification. Ng, W.T., + , T-C Apr 01 322-337
File organization; cf. Data structures; Storage management
Filters; cf. Digital filters; FIR filters
Finite automata; cf. Cellular automata
FIR filters
digital FIR filters, testing schemes. Mukherjee, N., + , T-C Jul 01 674-688
Flip-flops
bit-parallel systolic multipliers for GF(2^m) fields defined by all-one and equally spaced polynomials. Chiou-Ing Lee, + , T-C May 01 385-393
Floating point arithmetic
operation-saving VLSI archits. for 3D geom. transforms. Karagianni, K., + , T-C Jun 01 609-622
VLW archits., num. programs, perform. increase. Lopez, D., + , T-C Oct 01 1033-1051
Flow graphs; cf. Data flow graphs
Formal logic; cf. Boolean functions; Process algebra
Formal specification
weakly hard real-time sysys. Bernat, G., + , T-C Apr 01 308-321
Formal verification
symbolic anal. of bounded Petri nets. Pastor, E., + , T-C May 01 432-448
Functions; cf. Boolean functions; Walsh functions

G
Galois fields
fast algm. for multiplicative inversion in GF(2^m) using normal basis. Takagi, N., + , T-C May 01 394-398
Mastrovito multipliers for general irreducible polynomials, systematic design. Tong Zhang, + , T-C Jul 01 734-749
type II multiplier. Sunar, B., + , T-C Jun 01 83-87
Geometry; cf. Computational geometry
Graph theory
codes identifying vertices in 2D sq. lattice with diagonals. Cohen, G.D., + , T-C Feb 01 174-176
complexity of OBDD composition and efficiency of partitioned-OBDDs over OBDDs. Jain, J., + , T-C Nov 01 1289-1290
longest fault-free paths in star graphs with edge faults. Sun-Yuan Hsieh, + , T-C Sep 01 960-971
Graph theory; cf. Directed graphs; Trees (mathematics)

H
Hamming codes
algm.-based fault tolerance design using weighted data-check rels. Hee Yong Youn, + , T-C Apr 01 371-383
Hardware description languages
VHDL descriptions, asynchronous distributed event driven simul. algm. Ghosh, S., T-C Jun 01 28-50
High level languages
automatic accurate cost-bound analysis for high-level languages. Liu, Y.A., + , T-C Dec 01 1295-1309
High level synthesis
optimal allocation of carry-save-adders in arith. ccts. Junhyung Um, + , T-C Mar 01 215-233
semiconcurrent error detect. in data paths. Antola, A., + , T-C May 01 449-465

I
Image coding
DCT implement. with distributed arith. Sungwook Yu, + , T-C Sep 01 985-991
Information retrieval systems; cf. Search engines
Information systems; cf. Database management systems
Information theory; cf. Prediction theory
Instruction sets
dyn. binary translation and optim. Ebcioğlu, K., + , T-C Jun 01 529-548
multithreading, improved latency tolerance through decoupling. Parcerisa, J.-M., + , T-C Oct 01 1084-1094
VLW archits., num. programs, perform. increase. Lopez, D., + , T-C Oct 01 1033-1051
Integrated memory circuits; cf. DRAM chips
Interactive video; cf. Video on demand
Interconnections; cf. Optical interconnections
Interpolation
rational interpolation examples in perform. anal. Liu, C., + , T-C Sep 01 997-1003
Iterative methods
layout-conscious iteration space transformation technique. Kandemir, M., + , T-C Dec 01 1321-1336
Iterative methods; cf. Newton method

J
Java
Java runtime sysys., charactn. and architectural implications. Radhakrishnan, R., + , T-C Feb 01 131-146
Large scale integration; cf. VLSI
Linear algebra
Land mobile radio; cf. Cellular radio

L
Linear codes; cf. Hamming codes

Linear programming
time-multiplexed NR protocol. sync. bandwidth allocation for real-time
commun. Chng-Chih Han, +, T-C May 01 414-431

Logic; cf. Carry logic; Logic design; Logic simulation; Logic testing

Logic CAD; cf. High level synthesis

Logic circuits; cf. Combinational circuits

Logic design
complexity of OBDD composition and efficiency of partitioned-OBDDs
over OBDDs. Jain, J., +, T-C Nov 01 1289-1290
control cct. for asynchronous micropipelines. Chiu-Sing Choy, +, T-C Sep
01 992-997
high performance memory systems (special section). T-C Nov 01
1103-1166
high performance memory systems (special section intro.). Hadimoluglu,
H., +, T-C Nov 01 1103-1104
p runed Walsh transform, decision diag. method. Jankovic, D., +, T-C Feb
147-157
worst and best irredundant sum-of-products expressions. Sasao, T., +, T-
C Sep 01 935-948

Logic simulation
cache-memory interfaces in compressed memory systems. Benvenste,
C.D., +, T-C Nov 01 1106-1116
high-performance DRAMs in workstation environments. Cuppa, V., +,
T-C Nov 01 1133-1153

Logic testing
digital FIR filters, testing schemes. Muktheree, N., +, T-C Jul 01 674-688
hierarchical diagnosis of identical units in syst. Koppola, S., +, T-C Feb
01 186-197
recursive pseudoexhaustive test pattern generator, cellular automata-based.
Dasgupta, P., +, T-C Feb 01 177-185

Low-power electronics
hardware and software techniques for controlling DRAM power modes.
Delaluc, V., +, T-C Nov 01 1154-1173

M
Machine oriented languages; cf. Instruction sets
Management; cf. Cost-benefit analysis
Markov processes
bound computation of dependability and perform. measures. Mahevas, S.,
+ T-C May 01 399-413
Markov regenerative stochastic Petri nets to model and evaluate phased
mission systems dependability. Mura, L., +, T-C Dec 01 1337-1351

Mathematical analysis; cf. Approximation theory
Mathematical programming; cf. Linear programming
Mathematics; cf. Probability
Matrix algebra; cf. Matrix multiplication; Toeplitz matrices
Matrix multiplication
operation-saving VLSI archits. for 3D geom. transforms. Karagianni, K.,
+ T-C Jan 01 609-622
OTIS-Mesh optoelectronic computer for matrix multiplication. Chih-Fang
Wang, +, T-C Jul 01 635-646
parallel matrix multiplication on lin. array with, reconfigurable pipelined
bus syst. Keqin Li, +, T-C May 01 519-525

Memory architecture
improving performance of large physically indexed caches by decoupling
memory addresses from cache addresses. Min, R., +, T-C Nov 01
1191-1201

Memory architecture
automatic code mapping on intelligent memory architecture. Solihin, Y., +,
T-C Nov 01 1248-1266
cache-memory interfaces in compressed memory systems. Benvenste,
C.D., +, T-C Nov 01 1106-1116
compiler support for scalable and efficient memory systems. Barua, R., +,
T-C Nov 01 1234-1247
designing memory hierarchy with hardware prefetching. Lin, W.-F., +,
T-C Nov 01 1202-1218
hardware and software techniques for controlling DRAM power modes.
Delaluc, V., +, T-C Nov 01 1154-1173
hardware compressed main memory; operating system support and
performance evaluation. Abull, B., +, T-C Nov 01 1219
high bandwidth on-chip cache design. Wilson, K.M., +, T-C Apr 01
392-307
impulse memory controller. Zhang, L., +, T-C Nov 01 1117-1132
layout-conscious iteration space transformation technique. Kandemir, M.,
+ T-C Dec 01 1321-1336
silent stores and store value locality. Lepak, K.M., +, T-C Nov 01
1174-1190
Memory management
cache-memory interfaces in compressed memory systems. Benvenste,
C.D., +, T-C Nov 01 1106-1116

Memory protocols
ADIR NB, full map directory-based cache coherence protocols. Tao Li, +,
T-C Sep 01 1921-1934
silent stores and store value locality. Lepak, K.M., +, T-C Nov 01
1174-1190

Message passing
four-ary tree-based barrier sync. for 2D meshes without nonmember
involvement. Sangman Moh, +, T-C Aug 01 811-823
01 1052-1070
hierarchical ring network, config./perform. modeling. Hanacher, V.C., +,
T-C Jan 01 11-12
pipelined all-to-all broadcast in all-port meshes and tori. Yuanyuan Yang,
+ T-C Oct 01 1020-1032

Message switching
pipelined all-to-all broadcast in all-port meshes and tori. Yuanyuan Yang,
+ T-C Oct 01 1020-1032

Microcomputers; cf. Network computers
Microprocessor chips
lower-power high-perform. superscalar archits. Zhyvan, V.B., +, T-C Mar
01 268-285

Minimization of switching nets
worst and best irredundant sum-of-products expressions. Sasao, T., +, T-
C Sep 01 935-948

Monte Carlo methods
estimating large entries of convolution. Atallah, M., T-C Mar 01 193-196

Multi-access systems; cf. Time division multiple access
Multicast communication
k-ary n-cubes, adaptive hardware tree-based multicast routing. Kumar,
D.R., +, T-C Jul 01 647-659
two-stage satellite-terrestrial wireless syst., push-based inform. delivery.
Ercetin, O., +, T-C May 01 506-518

Multiplexing
connection admission control, performability. Meyer, J.F., T-C Jul 01
724-733

Multiplexing; cf. Time division multiplexing; Wavelength division
multiplexing
Multiplying circuits
bit-parallel systolic multipliers forGF(2^m) fields defined by all-one and
equally spaced polynomials. Chion-Yong Lee, +, T-C May 01 385-393
Mastrovito multipliers for general irreducible polynomials, systematic
design. Tong Zhang, +, T-C Jul 01 734-749

Multiprocessing systems
VLIW archits., num. programs, perform. increase. Lopez, D., +, T-C Oct
01 1033-1051

Multiprocessing systems; cf. Shared memory systems
Multiprocessor interconnection networks
codes identifying vertices in 2D sq. lattice with diagonals. Cohen, G.D., +,
T-C Feb 01 174-176
deadlock-free oblivious wormhole routing with cyclic dependencies.
Schebest, L., T-C Sep 01 865-876
four-ary tree-based barrier sync. for 2D meshes without nonmember
involvement. Sangman Moh, +, T-C Aug 01 811-823
hierarchical ring network, config./perform. modeling. Hanacher, V.C., +,
T-C Jan 01 11-12
k-ary n-cubes, adaptive hardware tree-based multicast routing. Kumar,
D.R., +, T-C Jul 01 647-659
longest fault-free paths in star graphs with edge faults. Sun-Yuan Hsieh, +,
T-C Sep 01 960-971
pipelined all-to-all broadcast in all-port meshes and tori. Yuanyuan Yang,
+ T-C Oct 01 1020-1032
proc. grid diagnosis, correct and almost complete. Chessa, S., +, T-C Oct
01 1095-1102
star network, optimally bal. spanning tree. Rescigno, A.A., T-C Jan 01
88-91
wormhole-routed k-ary n-cubes in presence of hot-spot traffic, anal.
multithreading, improved latency tolerance through decoupling.
Parcerisa, J.-M., +, T-C Oct 01 1176-1187
scheduled dataflow, execution paradigm, archit., and perform. eval. Kavi,
K.M., +, T-C Aug 01 834-846

Multivariable systems
multivariate rational approximants for multiclass closed queuing
networks. Cuy, A., +, T-C Nov 01 1279-1288

+ Check author entry for coauthors
IEEE TRANSACTIONS ON COMPUTERS, VOL. 50, NO. 12, DECEMBER 2001

Multivibrators; cf. Flip-flops

Network computers
high-performance DRAMs in workstation environments. Cappu, V., +, T-C Nov 01 1133-1135

Network operating systems
abort-oriented concurrency control for real-time databases. Tei-Wei Kuo, +, T-C Jul 01 660-673

Network routing
deadlock-free oblivious wormhole routing with cyclic dependencies. Schwiebert, L., T-C Sep 01 865-876
k-ary n-cubes, adaptive hardware tree-based multicast routing. Kumar, D.R., +, T-C Jul 01 1647-1659
optimal fault-tolerant routing algm. for double-loop networks. Yu-Liang Liu, +, T-C May 01 500-505
wormhole-routed k-ary n-cubes in presence of hot-spot traffic, anal. modeling. Sarbazi-Azad, H., +, T-C Jul 01 623-634

Networks (circuits); cf. Multiplying circuits; Switching networks; Telecommunication networks
Network servers
hardware compressed main memory; operating system support and performance evaluation. Aball, B., +, T-C Nov 01 1219

Neural nets
stochastic neural computation. Brown, B.D., +, T-C Sep 01 891-905
stochastic neural computation, soft competitive learning. Brown, B.D., +, T-C Sep 01 906-920

Newton method
multivariate rational approximants for multiclass closed queueing networks. Cayt, A., +, T-C Nov 01 1279-1288
optimal algms. for well-conditioned nonlinear systs. of eqns. Bianchini, N., +, T-C Jul 01 689-698

Numerical analysis; cf. Approximation theory; Iterative methods; Monte Carlo methods

Object-oriented languages; cf. Java
Operating system kernels

Operating systems (computers); cf. Network operating systems

Operations research; cf. Scheduling
Optical communication
converter placement supporting broadcast in WDM opt. networks. Lu Ruan, +, T-C Jul 01 1750-758

Optical computing
OTIS-Mesh optoelectronic computer for matrix multiplication. Chih-Fang Wang, +, T-C Jul 01 635-646
Optical elements; cf. Optical fibers
Optical fibers
Fibonacci opt. ATM switch, design and eval. Shum, A., +, T-C May 01 466-481

Optical information processing; cf. Optical computing
Optical interconnections
OTIS-Mesh optoelectronic computer for matrix multiplication. Chih-Fang Wang, +, T-C Jul 01 635-646
temporal QoS in WDMA-based star-coupled opt. networks. Hung-Ying Tyan, +, T-C Mar 01 197-214

Optical switches
Fibonacci opt. ATM switch, design and eval. Shum, A., +, T-C May 01 466-481

Optical waveguides; cf. Optical fibers
Optimization

Optimizing compilers
data ret. vectors, abstraction for data optim. Kandemir, M., +, T-C Aug 01 798-810
relax. memory consistency hiding with compiler. Lee, J., +, T-C Aug 01 824-833
runtime optim., architectural framework. Merten, M.C., +, T-C Jun 01 567-589

Parallel algorithms
boundary scan-based relay wave propag. test of arrays of identical structur. Savidkar, K., +, T-C Oct 01 1007-1019

Optimal algms. for well-conditioned nonlinear systs. of eqns. Bianchini, N., +, T-C Jul 01 689-698
parallel matrix multiplication on lin. array with, reconfigurable pipelined bus syst. Kegun Li, +, T-C May 01 519-525
pipelined all-to-all broadcast in all-port meshes and tori. Yuan Yuan Yang, +, T-C Oct 01 1020-1032
VHDL descriptions, asynchronous distributed event driven simul. algm. Ghosh, S., T-C Jan 01 28-50

Parallel architectures
Atlas chip-multiprocessor archit. Codrescu, L., +, T-C Jan 01 67-82
dyn. binary translation and optim. Ebecuegu, K., +, T-C Jun 01 529-548
fine-grained multithreading with proc. calcult. Lopes, L., +, T-C Aug 01 852-862
k-ary n-cubes, adaptive hardware tree-based multicast routing. Kumar, D.R., +, T-C Jul 01 647-659
multithreading, improved latency tolerance through decoupling. Parcerissa, J.M., +, T-C Oct 01 1084-1094
operation-saving VLSI archits. for 3D geom. transforms. Karagiannis, K., +, T-C Jun 01 609-622
Parallel Architecture and Compilation Techniques Conference (special issue). T-C Aug 01 767-786
Parallel Architecture and Compilation Techniques Conference (special issue intro.). Hurson, A.R., +, T-C Aug 01 767-786
runtime optim., architectural framework. Merten, M.C., +, T-C Jun 01 567-589
scheduled dataflow, execution paradigm, archit., and perform. eval. Kavi, K.M., +, T-C Aug 01 834-846
VLIW archits., num. programs, perform. increase. Lopez, D., +, T-C Oct 01 1033-1051
wide-issue ILP proc., table bandwidth and update delay for value prediction. Song-Jeong Lee, +, T-C Aug 01 847-852
Parallel architectures; cf. Systolic arrays
Parallel processing
algm.-based fault tolerance design using weighted data-check rels. Hee Yong Youn, +, T-C Apr 01 371-383
wide issue proc., high-bandwidth memory pipeline. Sangyeun Cho, +, T-C Jul 01 709-723
Parallel programming; cf. Data flow computing; Parallel algorithms; Parallel architectures; Parallel programming
Parallel programs
lifetime-sensitive modulo scheduling in prod. environ. Llosa, J., +, T-C Mar 01 234-249
Parallel Architecture and Compilation Techniques Conference (special issue). T-C Aug 01 767-786
Parallel Architecture and Compilation Techniques Conference (special issue intro.). Hurson, A.R., +, T-C Aug 01 767-786
VLIW archits., num. programs, perform. increase. Lopez, D., +, T-C Oct 01 1033-1051
Parallel programming; cf. Multi-threading
Pattern matching
estimating large entries of convolution. Aaliah, M.J., T-C Mar 01 193-196
Pattern recognition; cf. Pattern matching
Performance evaluation
automatic code mapping on intelligent memory architecture. Sotilin, V., +, T-C Nov 01 1248-1266
bound computation of dependability and perform. measures. Mahavas, S., +, T-C May 01 399-413
cache-memory interfaces in compressed memory systems. Benvenste, C.D., +, T-C Nov 01 1106-1116
connection admission control, performability. Meyer, J.F., T-C Jul 01 724-733
decoupled front-end archit., optim. enabled. Reiman, G., +, T-C Apr 01 338-355
hardware compressed main memory; operating system support and performance evaluation. Aball, B., +, T-C Nov 01 1219
hierarchical crossbar interconnection networks, perform. modeling. Gang Han, +, T-C Sep 01 877-885
hierarchical ring network, config./perform. modeling. Hamacher, V.C., +, T-C Jan 01 1-12
high-performance DRAMs in workstation environments. Cappu, V., +, T-C Nov 01 1133-1153
improving performance of large physically indexed caches by decoupling memory addresses from cache addresses. Min, R., +, T-C Nov 01 1191-1201
Markov regenerative stochastic Petri nets to model and evaluate phased mission systems dependability. Mora, I., +, T-C Dec 01 1337-1351
operation-saving VLSI archits. for 3D geom. transforms. Karagiannis, K., +, T-C Jun 01 609-622
Parallel Architecture and Compilation Techniques Conference (special issue). T-C Aug 01 767-786
Parallel Architecture and Compilation Techniques Conference (special issue intro.). Hurson, A.R., +, T-C Aug 01 767-768

+ Check author entry for co-authors
rational interpolation examples in perform. anal. Liu, C., +, T-C Sep 01 997-1003
data-driven, execution paradigm, archit., and perform. eval. Kovi, K.M., +, T-C Aug 01 834-846
wide-issue ILP proc., table bandwidth and update delay for value prediction. Sang-Jeong Lee, +, T-C Aug 01 847-852
wormhole-routed k-ary n-cubes in presence of hot-spot traffic, anal. modeling. Sorbaria-Acosta, H., +, T-C Jul 01 623-634

Performance evaluation:

Petri nets

Markov regenerative stochastic Petri nets to model and evaluate phased mission systems dependability. Murai, I., +, T-C Dec 01 1337-1351
symbiotic anal. of bounded Petri nets. Pastor, E., +, T-C May 01 432-448

Pipeline processing

all-port meshes and tori, pipelined all-to-all broadcast. Yuanyuan Yang, +, T-C Oct 01 1020-1032
boundary scan-based relay wave propag. test of arrays of identical struct. Sasidharan, K., +, T-C Oct 01 1007-1019
lifetime-sensitive modulo scheduling in prod. environ. Llosa, J., +, T-C Mar 01 234-249
looping DFGs, automata-based symbolic scheduling. Haynal, S., +, T-C Mar 01 250-267
register queues eval. in software pipelined loops. Tyson, G.S., +, T-C Aug 01 769-783
VLIW archit., num. programs, perform. increase. Lopez, D., +, T-C Oct 01 1033-1051
wide issue proc., high-bandwidth memory pipeline. Sangyeun Cho, +, T-C Jul 01 709-723

Polynomials

bit-parallel systolic multipliers for GP(2^n) fields defined by all-one and equally spaced polynomials. Chieu-Trong Lee, +, T-C May 01 385-393
Mastrovito multipliers for general irreducible polynomials, systematic design. Tong Zhang, +, T-C Jul 01 734-749

Power consumption

Koblitz curve cryptosystem countermeasures, power anal. attacks. Hasan, M.A., T-C Oct 01 1071-1083
Power supplies to apparatus

Koblitz curve cryptosystem countermeasures, power anal. attacks. Hasan, M.A., T-C Oct 01 1071-1083

Prediction theory

control-flow speculation through value prediction. Gonzalez, J., +, T-C Dec 01 1362-1376

Probability

multivariate rational approximants for multiclass closed queuing networks. Cuyt, A., +, T-C Nov 01 1279-1288

Process algebra

generated multithreading with proc. calculi. Lopes, L., +, T-C Aug 01 852-862

Processor scheduling

lifetime-sensitive module scheduling in prod. environ. Llosa, J., +, T-C Mar 01 234-249
looping DFGs, automata-based symbolic scheduling. Haynal, S., +, T-C Mar 01 250-267
multithreading, improved latency tolerance through decoupling. Parcerisa, J.-M., +, T-C Oct 01 1084-1094
real-time syst., scheduling, distributed pinwheel model. Chih-Wen Hsueh, +, T-C Jan 01 51-66
scheduled dataflow, execution paradigm, archit., and perform. eval. Kovi, K.M., +, T-C Aug 01 834-846
superblocks scheduling with bound-based branch trade-offs. Meleis, W.M., +, T-C Aug 01 784-797

Program compilers

continuous program optim. and design eval. Kistler, T., +, T-C Jun 01 549-566
dyn. binary translation and optim. Ercetin, O., +, T-C Jun 01 529-548
Java runtime systs., charact. and archit. implications. Radhakrishnan, R., +, T-C Feb 01 131-146
time sensitive modulo scheduling in prod. environ. Llosa, J., +, T-C Mar 01 234-249
Parallel Architecture and Compilation Techniques Conference (special issue). T-C Apr 01 847-852
register queues eval. in software pipelined loops. Tyson, G.S., +, T-C Aug 01 769-783
superblocks scheduling with bound-based branch trade-offs. Meleis, W.M., +, T-C Aug 01 784-797

Program compilers:

Compiler generators: Optimizing compilers

Program control structures

VLIW archit., num. programs, perform. increase. Lopez, D., +, T-C Oct 01 1033-1051
Program interpreters

cost-time addition and simultaneous format conversion based on redundant binary representations. Phatik, D.S., +, T-C Nov 01 1267-1278
Programmable logic arrays:

Field programmable gate arrays

Parallel Architecture and Compilation Techniques Conference (special issue). T-C Aug 01 767-862
Parallel Architecture and Compilation Techniques Conference (special issue intro.). Hurson, A.R., +, T-C Aug 01 767-768
Programming languages:

High level languages

Project engineering:

Scheduling

Protocols

control ect. for asynchronous micropipelines. Chiu-Sing Choy, +, T-C Sep 01 992-997

Protocols:

Access protocols; Memory protocols

Quality of service

connection admission control, performability. Meyer, J.F., T-C Jul 01 724-733

Queuing theory

max. factor queue length batching scheme for VoD systs. Aggarwal, C.C., +, T-C Feb 01 97-110

Radio access networks

two-stage satellite-terrestrial wireless systs., push-based inform. delivery. Ercetin, O., +, T-C May 01 506-518

Radiotelephony:

Cellular radio

RAID

longest fault-free paths in star graphs with edge faults. Yeung, K.H., +, T-C Sep 01 949-959

Random-access storage

high performance memory systems (special section). T-C Nov 01 1103-1166
high performance memory systems (special section intro.). Hadlmloglu, H., +, T-C Nov 01 1103-1104

Random-access storage:

DRAM chips

Randomized algorithms

rational interpolation examples in perform. anal. Liu, C., +, T-C Sep 01 997-1003

Random processes

Koblitz curve cryptosystem countermeasures, power anal. attacks. Hasan, M.A., T-C Oct 01 1071-1083

Random processes:

Queuing theory

Real-time systems

abort-oriented concurrency control for real-time databases. Tei-Wei Kuo, +, T-C Jul 01 660-673
random interpolation examples in perform. anal. Liu, C., +, T-C Sep 01 997-1003
scheduling, distributed pinwheel model. Chih-Wen Hsueh, +, T-C Jan 01 51-66
timed-token MAC protocol, sync. bandwidth allocation for real-time commun. Ching-Chih Han, +, T-C May 01 414-431
timing constraint remapping to achieve time equi-continuity in distributed real-time systs. Ryu, M., +, T-C Dec 01 1310-1320
weakly hard real-time systs. Bernat, G., +, T-C Apr 01 308-321

Real-time systems:

Embedded systems

Reconfigurable architectures

high-radix Montgomery modular exponentiation on reconfigurable hardware. Blum, T., +, T-C Jul 01 759-764

Redundant number systems

constant-time addition and simultaneous format conversion based on redundant binary representations. Phatik, D.S., +, T-C Nov 01 1267-1278
Reliability; cf. Fault tolerant computing
Resource allocation
optimal reward-based scheduling for periodic real-time tasks. Aydin, H., +, T-C Feb 01 111-130
Roundoff errors
align-based fault tolerance design using weighted data-check rels. Hye Yong Youn, +, T-C Apr 01 371-383

S
Satellite communication
two-stage satellite-terrestrial wireless systs., push-based inform. delivery. Ercetin, O., +, T-C May 01 506-518

Scheduling
lookahead scheduling requests for multisize page caching. Kiniwa, J., +, T-C Sep 01 972-983
max. factor queue length batching scheme for VoD systs. Aggarwal, C.C., +, T-C Feb 01 97-110
optimal reward-based scheduling for periodic real-time tasks. Aydin, H., +, T-C Feb 01 111-130
scheduling policies for class of IRIS real-time tasks. Kyunghee Choi, +, T-C May 01 1526-528
timing constraint remapping to achieve time equi-continuity in distributed real-time systms. Ryu, M., +, T-C Dec 01 1310-1320
weakly hard real-time systs. Bernat, G., +, T-C Apr 01 308-321

Scheduling; cf. Processor scheduling
Search engines
hardware compressed main memory; operating system support and performance evaluation. Abadl, B., +, T-C Nov 01 1219

Security of data; cf. Cryptography
Sensitivity analysis
Markov regenerative stochastic Petri nets to model and evaluate phased mission systems dependability. Mura, L., +, T-C Dec 01 1337-1351

Shared memory systems
ADiPNB, full map directory-based cache coherence protocols. Tao Li, +, T-C Sep 01 921-934
Atlas chip-multiprocessor archit. Codrescu, L., +, T-C Jan 01 67-82
hierarchical ring network, config./perform. modeling. Hamacher, V.C., +, T-C Jan 01 1-12

Signal processing; cf. Convolution; Data compression
Simulation
LRFU; spectrum of policies that subsumes least recently used and least frequently used policies. Lee, D., +, T-C Dec 01 1352-1361
compiler support for scalable and efficient memory systems. Barua, R., +, T-C Jul 01 699-708
rePlay, hardware framework for dyn. optim. Patel, S.J., +, T-C Jun 01 590-608

Systolic arrays
bit-parallel systolic multipliers for GF(2^m) fields defined by all-one and equally spaced polynomials. Chiu-Ying Lee, +, T-C May 01 385-393
high-radix Montgomery modular exponentiation on reconconfigurable hardware. Bloom, T., +, T-C Jul 01 759-764

T
Telecommunication; cf. Bandwidth allocation; Multicast communication; Optical communication; Satellite communication; Telecommunication networks
Telecommunication channels; cf. Channel capacity
Telecommunication congestion control
connection admission control, performability. Meyer, J.F., T-C Jul 01 724-733
Telecommunication control; cf. Telecommunication congestion control
Telecommunication network routing
pipelined all-to-all broadcast in all-port meshes and tori. Yuan-juon Yang, +, T-C Oct 01 1020-1032
Telecommunication networks
connection admission control, performability. Meyer, J.F., T-C Jul 01 724-733
Telecommunication networks; cf. Broadband networks; Computer networks; Switching networks; Telephone networks
Telecommunication services; cf. Quality of service
Telecommunication switching; cf. Multiplexing; Switching networks
Telephone lines; cf. Subscriber loops
Telephone networks
large-scale mobility databases in cellular telephone networks, overflow elimination. Yi-Bing Lin, T-C Apr 01 356-370
Telephone networks; cf. Subscriber loops
Telephony; cf. Telephone networks
Telservice
pipelined all-to-all broadcast in all-port meshes and tori. Yuan-juon Yang, +, T-C Oct 01 1020-1032
Testing; cf. Built-in self test; Computer testing; Logic testing
Time division multiple access
temporal QoS in WDMA-based star-coupled opt. networks. Hung-Ying Tyan, +, T-C Mar 01 197-214
Time division multiplexing
temporal QoS in WDMA-based star-coupled opt. networks. Hung-Ying Tyan, +, T-C Mar 01 197-214
Time division multiplexing; cf. Asynchronous transfer mode
Time-varying systems
optimal checkpoint placement using variational calculus approach. Yi-bei Ling, +, T-C Jul 01 699-708

+ Check author en try for co author s
Timing
real-time syst., scheduling, distributed pinwheel model. Chih-Wen Hsueh,
+ , T-C Jan 01  51-66
timing constraint remapping to achieve time equi-continuity in distributed
real-time systems. Ryu, M., + , T-C Dec 01 1310-1320

Toeplitz matrices
Mastrovito multipliers for general irreducible polynomials, systematic
design. Tong Zhang, + , T-C Jul 01 734-749

Topology; cf. Graph theory
Transaction processing
longest fault-free paths in star graphs with edge faults. Yeung, K.H., + , T-C
Sep 01 949-959

Transforms
layout-conscious iteration space transformation technique. Kandemir, M.,
+ , T-C Dec 01 1321-1336
pruned Walsh transform, decision diag. method. Jankovic, D., + , T-C Feb
01 147-157

Transient response
digital FIR filters, testing schemes. Mukherjee, N., + , T-C Jul 01 674-688

Trees (mathematics)
star network, optimally bal. spanning tree. Rescigno, A.A., T-C Jan 01
88-91

Trees (mathematics); cf. Decision trees

Unsupervised learning
stochastic neural computation, soft competitive learning. Brown, B.D., + ,
T-C Sep 01 906-920

Variational techniques
optimal checkpoint placement using variational calculus approach. Yibei
Ling, + , T-C Jul 01 699-708

Video on demand
max. factor queue length batching scheme for VoD systs. Aggarwal, C.C.,
+ , T-C Feb 01 97-110

Virtual machines
Java runtime systs., charactn. and architectural implications. Radhakrishnan, R., + , T-C Feb 01 131-146
VHDL descriptions, asynchronous distributed event driven simul. algm.
Ghosh, S., T-C Jan 01 28-50

Virtual storage
uniprocessor virtual memory without translation lookaside buffers. Jacob,
B., + , T-C May 01 482-499

VLSI
operation-saving VLSI archits. for 3D geom. transforms. Karagianni, K.,
+ , T-C Jun 01 609-622

Walsh functions
pruned Walsh transform, decision diag. method. Jankovic, D., + , T-C Feb
01 147-157

Wavelength division multiplexing
converter placement supporting broadcast in WDM opt. networks. Lu
Ruan, + , T-C Jul 01 750-758

Workstation clusters
01 1052-1070

Workstations
high-performance DRAMs in workstation environments. Cuppu, V., + ,
T-C Nov 01 1133-1153