This index covers all items—papers, correspondence, reviews, etc.—that appeared in this periodical during 1986, and items from prior years that were commented upon or corrected in 1986. The index is divided into an Author Index and a Subject Index, both arranged alphabetically.

The Author Index contains the primary entry for each item; this entry is listed under the name of the first author and includes coauthor names, title, location of the item, and notice of corrections and comments if any. Cross-references are given from each coauthor name to the name of the corresponding first author. The location of the item is specified by the journal name (abbreviated), year, month, and inclusive pages.

The Subject Index contains several entries for each item, each consisting of a subject heading, modifying phrase(s), first author's name—followed by + if the paper has coauthors—and enough information to locate the item. For coauthors, title, comments, and corrections if any, etc., it is necessary to refer to the primary entry in the Author Index. Subject cross-references are provided as required by the subject matter. Also provided whenever appropriate are listings under generic headings such as Bibliographies (for any paper with at least 50 references, as well as papers that are exclusively bibliographies), Book reviews, and Special issues.

**AUTHOR INDEX**

**A**

Abadir, M. S., and M. A. Breuer. Test schedules for VLSI circuits having built-in test hardware (Corresp.); T-C Apr 86 361–367

Abadir, Magdy S., and Hassan K. Reghbati. Functional test generation for digital circuits described using binary decision diagrams (Corresp.); T-C Apr 86 375–379

Abdel-Barr, Mostafa H., Safwat G. Zaky, and Zvonko G. Vranescu. Synthesis of multivalued multithreshold functions for CCD implementation; T-C Feb 86 124–133

Abraham, Jacob A., and Banerjee, Prithviraj. T-C Apr 86 296–306

Abraham, Jacob A., and Chow, Timothy C. K., T-C Jan 86 564–567

Abramovici, M., F. R. Menon, and D. T. Miller. Checkpoint faults are not sufficient target faults for test generation (Corresp.); T-C Aug 86 769–771

Abu-Sufah, Walid, Harlan E. Husmann, and David J. Kuck. On input/output speedup in tightly coupled multiprocessors; T-C Jun 86 520–530

Acha, J. L., and Calvo, J., T-C Jan 86 67–70

Acosta, Ramón D., Jacob Kjelstrup, and H. C. Torng. An instruction issuing approach to enhancing performance in multiple functional unit processors; T-C Sep 86 815–828

Agarwal, Vinod K., and Hassan A. Mahmud, T-C Apr 86 356–361

Aggarwal, Alok. Optimal bounds for finding maximum on array of processors with k global buses (Corresp.); T-C Jan 86 62–64


Appelbe, William F., and McDowell, Charles E., T-C Jul 86 632–638

Atallah, Mikhail J., and Susanne E. Hambrusch. Optimal rotation problems in channel routing (Corresp.); T-C Sep 84 843–847

**B**

Baccelli, François, and Philippe Mussi. An asynchronous parallel interpreter for arithmetic expressions and its evaluation; T-C Mar 86 245–256

Bandyopadhyay, S., and Sengupta, A., T-C Jan 86 90–93

Banerjee, Prithviraj, and Jacob A. Abraham. Bounds on algorithm-based fault tolerance in multiple processor systems; T-C Apr 86 296–306

Bardell, P. H., and W. H. McAnney. Pseudorandom arrays for built-in tests (Corresp.); T-C Jul 86 653–658


Bay, Paul, and Thomasian, Alexander, T-C Dec 86 1045–1054

Berman, Leonard, and Trevillian, Louise, T-C Jan 86 77–81

Besslich, Philipp W. Heuristic minimization of MVL functions: A direct cover approach; T-C Feb 86 134–144


Bhattacharya, Bhargab B., and Biduyut Gupta. On the impossible class of faulty functions in logic networks under short circuit faults (Corresp.); T-C Jan 86 85–90

Bhattacharya, Bhargab B., and Sinha, Bhabani P., T-C Nov 86 1000–1004

Bilgory, Avinoam, and Daniel D. Gajski. A heuristic for suffix solutions; T-C Jan 86 34–42

Blaziewicz, Jacek, Micsyliw Drabowski, and Jan Weglarz. Scheduling multiprocessor tasks to minimize schedule length; T-C May 86 389–393

Bobbio, Andrea, and Krish S. Trivedi. An aggregation technique for the transient analysis of stiff Markov chains; T-Sep 86 803–814

Bokhari, Shahid H., and A. D. Raza. Reducing the diameters of computer networks (Corresp.); T-C Aug 86 757–761

Bose, Bella, Burst unidirectional error-detecting codes (Corresp.); T-C Apr 86 350–353

Bozorgui-Nesbat, Saied, and Edward J. McCluskey. Lower overhead design for testability of programmable logic arrays (Corresp.); T-C Apr 86 379–383

Brand, Daniel. Detecting sneak paths in transistor networks (Corresp.); T-C Mar 86 274–278

Breuer, M. A., and Abadir, M. S., T-C Apr 86 361–367

Breuer, M. A., and Asad A. Ismael. Roving emulation as a fault detection mechanism; T-C Nov 86 933–939

Bridge, M. H. S., and G. M. McLeod, M. Yunik, P. G. Gulak, and H. C. Card. Dual systolic architectures for VLSI digital signal processing systems (Corresp.); T-C Oct 86 916–923

Brown, Michael C., and Richard Clarke, and David L. Dill, and Bud Mishra. Automatic verification of sequential circuits using temporal logic; T-C Dec 86 1035–1044

Bryant, Randall E. Graph-based algorithms for Boolean function manipulation; T-C Aug 86 677–691

Buckles, Bill P., and Kavi, Krishna M., T-C Nov 86 940–948

**C**

Calvo, J., J. I. Acha, and M. Valencia. Asynchronous modular arbiter (Corresp.); T-C Jan 86 67–70

Cantoni, Antonio, and Kleeman, Lindsay, T-C Jul 86 643–646

Carchiolo, Vincenzo, Alberto Faro, Orazio Mirabella, Giuseppe Pappalardo, and Giuseppe Scilo. A LOTOS specification of the PROWAY highway service; T-C Nov 86 949–969

Card, H. C., and Bridges, G. E., T-C Oct 86 916–923

Card, Howard C., and Pries, Werner, T-C Dec 86 1013–1024

Casey, L. M., Comments on ‘The design of a reliable remote procedure call mechanism’ S. K. Shrivastava and F. Panzieri; T-C Mar 86 283–284


Chen, Tony F., and Youcef Saad. Multigrid algorithms on the hypercube multiprocessor; T-C Nov 86 969–977

Chang, J. J., and Huang, T. K., T-C Nov 86 1008–1012

Chen, C. L., Byte-oriented error-correcting codes for semiconductor memory systems (Corresp.); T-C Jul 86 664–648

Chen, C. L., Linear dependencies in linear feedback shift registers (Corresp.); T-C Dec 86 1086–1088

Chen, Chuen-Liang, and Min-Wen Du. Multiple stuck-fault detection and location in multivalued linear circuits (Corresp.); T-C Dec 86 1068–1071

Chen, Tinghui, and Huang, Kaiyun, T-C Dec 86 1082–1086

Chung, Tony, and James E. Smith. A simulation study of the CRYX X-MP memory system; T-C Jul 86 613–622

Chou, Timothy C. K., and Jacob A. Abraham. Distributed control of computer systems (Corresp.); T-C Jun 86 564–567

Ciminiera, L., and A. Serra. A connecting network with fault tolerance capabilities (Corresp.); T-C Jun 86 578–580

Clarke, W. M., and Brown, Michael C. T-C Dec 86 1035–1044

Current, K., Wayne, see Mangin, James L., T-C Feb 86 157–161

**D**

Dahbura, Anton T. An efficient algorithm for identifying the most likely fault set in a probability distributable system (Corresp.); T-C Apr 86 354–356

Dahbura, Anton T., and Maxemchuk, N. F., T-C Sep 86 837–839

Dandapani, Ramesh, and Saha, Kewal K., T-C Apr 86 384–388
SUBJECT INDEX

A

Addition
comments on 'Matrix processors using $p$ -adic arithmetic for exact linear computations' and 'Finite segment $p$ -adic number systems with applications to exact computation'. Gogou-Nagui, R. N., + , T-C Oct 86 928-930

Approximation methods
aggregation technique for transient analysis of stiff Markov chains using approximation algorithm. Bobbio, Andrea, + , T-C Sep 86 803-814

Arbiters
asynchronous $n$-user arbiter circuits for multiprocessor systems. Calvo, J., + , T-C Jan 86 66-70

Arithmetic
asynchronous parallel interpreter for arithmetical expressions and evaluation. Baccelli, Francois, + , T-C Mar 86 245-256

Arithmetic
comments, with reply, on 'Sign/logarithmic arithmetic for FFT implementation' by E. E. Swartzlander, et al. Wang, Hongyuan, + , T-C May 86 482-484 (Original paper, Jun 83 526-534)

Arithmetic coding; cf. Addition; Multiplication; Residue arithmetic

Arithmetic coding; cf. Residue coding

Array processing
algorithms for iterative array multiplication. Nakamura, Shinji, T-C Aug 86 713-719


CRAY X-MP memory system; simulation study. Cheung, Tony, + , T-C Jul 86 613-622

mapping homogeneous graphs on linear arrays suitable for VLSI implementation. Ramakrishnan, I. V., + , T-C Mar 86 189-209

optimal bounds for finding maximum on arrays with $k$ global buses. Aggarwal, Alok, T-C Jan 86 62-64

optimal family of matrix multiplication algorithms synthesized on linear array. Varman, P. J., + , T-C Nov 86 989-996

pipelining in computing arrays; scheduling considerations. Jagdish, Hosagrahar V., + , T-C May 86 431-440

Array processing cf. Systolic arrays

Arrays, cf. Logic arrays; Programmable logic arrays

Associative memories
fast search algorithms for associative memories. Davis, Wayne A., + , T-C Oct 86 853-861

Asynchronous sequential logic circuits; cf. Arbiters

Automata
algorithmic state machine design and automatic theorem proving, two approaches to the same activity. Snyers, Dominique, + , T-C Oct 86 853-861

B

Binary arithmetic; cf. Arithmetic

Boolean functions
complexity based on partitioning of Boolean circuits and their relation to multi-valued circuits. Maruoka, Akira, T-C Feb 86 115-123

complexity of expressing Boolean functions as sum-of-products. McMillen, C., + , T-C Aug 86 761-762

graph-based algorithms for Boolean function manipulation. Bryant, Randal E., T-C Aug 86 677-691

Built-in testing
built-in testing of memory using on-chip compact testing. Kinoshita, Kozo, + , T-C Oct 86 862-870
diagnosis of system faults with propagation; design of diagnosable systems. Huang, Kaiyuan, + , T-C Dec 86 1082-1086

pseudorandom arrays for built-in tests. Barbell, P. H., + , T-C Jul 86 653-658

roving emulation as built-in test fault detection mechanism. Breuer, M. A., + , T-C Nov 86 933-939

test schedules for VLSI circuits having built-in test hardware. Abadir, M. S., + , T-C Apr 86 361-367

Built-in testing; cf. Self-testing

C

CCD; cf. Charge-coupled devices

Cellular automata
group properties of cellular automata and VLSI applications. Pries, Werner, + , T-C Dec 86 1013-1024

Charge-coupled devices
thesis of multivalued multithreshold functions for CCD implementation. Abd-El Barr, Mostafa H., + , T-C Feb 86 124-133

Circuits; cf. Logic circuits

CMOS integrated circuits
current-mode fuzzy logic integrated circuits fabricated by standard CMOS process. Yamakawa, Takeshi, + , T-C Feb 86 161-167

prototype CMOS quaternary logic encoder -- decoder circuits. Mangin, James L., + , T-C Feb 86 157-161

testable realizations for FEI stuck-open faults in CMOS combinational logic circuits. Reddy, Sudhakar M., + , T-C Aug 86 742-754

Coding/decoding
comments on 'Matrix processors using $p$ -adic arithmetic for exact linear computations' and 'Finite segment $p$ -adic number systems with applications to exact computation'. Gogou-Nagui, R. N., + , T-C Oct 86 928-930

Coding/decoding; cf. Convolutional coding; Error-correction coding; Error-detection coding; Residue coding; Trellis coding

Communication system fault tolerance
load-sharing fault-tolerant Banyan network. Lea, Chin-Tau, T-C Dec 86 1025-1034

Communication systems; cf. Data communication

Computation theory
new classes for parallel complexity; study of unification and other complete problems for P. Vitter, Jeffrey Scott, + , T-C May 86 403-418

Computer architecture

SM3, dynamically partitionable multicomputer system. Baru, Chattanya, K., + , T-C Sep 86 790-802

Computer architecture; cf. Pipeline processing

Computer arithmetic; cf. Arithmetic

Computer communication; cf. Computer networks; Data communication

Computer fault diagnosis
algorithm for determining fault diagnosability of a system. Narasimhan, Jaganathan, + , T-C Nov 86 1004-1008
diagnosis of system faults with propagation; design of diagnosable systems. Huang, Kaiyuan, + , T-C Dec 86 1082-1086

efficient algorithm for identifying most likely fault set in probabilistically diagnosable system. Dalbura, Anton T., T-C Apr 86 354-356

fault identification algorithm for $t$ -diagnosable systems. Yang, Che-Liang, + , T-C Jun 86 503-510

fault isolation and identification in $t$ -diagnosable systems. Yang, Che-Liang, + , T-C Jul 86 639-643

optimal diagnosable multiprocessor system design using full-difference triangles. Maxemchuk, N. F., + , T-C Sep 86 837-839

Computer fault diagnosis; cf. Logic circuit fault diagnosis; Memory fault diagnosis

Computer fault tolerance
author's reply to 'Further comments on: The reliability of periodically repaired $2$-1/$n$ parallel redundant systems'. Nilsson, Arne A., T-C Oct 86 932

bounds on algorithm-based fault tolerance in multiprocessor systems. Banerjee, Prithviraj, + , T-C Apr 86 296-306

comments on 'The Diogenes approach to testable fault-tolerant arrays of processors' by A. L. Rosenberg. Koren, Israel, T-C Jan 86 93-94

(Original paper, Oct 83 902-910)

connecting network with fault-tolerance capabilities. Ciminiera, L., + , T-C Jun 86 578-580

correction to 'Fault-tolerant multiprocessor link and bus architectures' (Jan 85 33-45). Pradhan, D. K., T-C Dec 86 113-115


delay tolerant computing (special issue). T-C Apr 86 285-388

fault-tolerant distributed communication architecture. Guha, Sumanta, + , T-C Mar 86 281-283

fault-tolerant modular architecture for binary trees. Hassan, A. S. M., T-C Apr 86 356-361

load-sharing fault-tolerant Banyan network. Lea, Chin-Tau, T-C Dec 86 1025-1034

measurement and application of fault latency. Shin, Kang G., + , T-C Apr 86 370-375

multiprocessors with redundant-path interconnection networks. Ragahavendra, C. S., + , T-C Apr 86 307-316

(N,K) concept fault tolerance. Krol, Thijis, T-C Dec 86 339-349

optimal reconfiguration strategies for reconfigurable computer systems

without no repair. Ramamoorthy, C. V., + , T-C Mar 86 278-280

performability analysis for stochastic models of fault-tolerant systems.

Iyer, Balakrishna R., + , T-C Oct 86 902-907

† Check author entry for subsequent corrections/comments
provable conservative approximations to complex reliability models. Smotherman, Mark, +, T-C Apr 86 333–338
reconfiguration procedures for polyomorphic and partitionable multiprocessor. Lin, Wei, +, T-C Oct 86 910–916
recovery procedures involving time redundancy in form of instruction retries and program rollbacks. Koren, Israel, +, T-C Aug 86 703–712
robust storage structures for crash recovery. Taylor, David J., +, T-C Apr 86 288–295
scheduling tasks with quick recovery from failure in fault-tolerant multiprocessor systems. Krishna, C. M., +, T-C May 86 448–455
triple-modal-redundancy technique providing multiple-bit error protection without using extra redundancy. van Gia, Will, T-C Jul 86 623–631

Computer fault tolerance; cf. Software fault tolerance

Computer networks
load-sharing fault-tolerant Banyan network. Lea, Chi-Tsu, T-C Dec 86 1025–1034

Computer operating systems; cf. Software, operating systems

Computer performance
enhanced approximation by pairwise analysis of servers for time delay distributions in queuing networks. Harrison, Peter G., T-C Jan 86 52–61

Computer parallel processing; cf. Pipeline processing

Computer reliability
calculating cumulative operational time distributions in repairable computer systems. de Souza e Silva, Edmundo, +, T-C Apr 86 322–332
measurement-based model for workload dependence of CPU errors. Iyer, Ravishankar K., +, T-C Jun 86 511–519

Computer interfaces

Computer networking
controlling operational time distributions in repairable computer systems. de Souza e Silva, Edmundo, +, T-C Apr 86 322–332

Computing; cf. Computer networking

Data communication
LOTOS specification of PROWAY highway service for process control applications. Carciolisi, Vincenzo, +, T-C Nov 86 949–969

Data communication; cf. Computer networks, Multiprocessing, Interconnection

Data compression

Data flow processing
DFSP data flow signal processor. Hartimo, Iiro, +, T-C Jan 86 23
EXMAN (Extended MENCHEER) data flow computer, design and performance evaluations. Patnaik, L. K., +, T-C Mar 86 229–244
formal definition of data flow graph models. Kavi, Krishna M., +, T-C Nov 86 940–948
structure handling in data-flow systems. Gaudiot, Jean-Luc, T-C Jun 86 489–502

Data structures
height of multidimensional height-balanced trees. Vaishnavi, Vijay K., T-C Sep 86 773–780

Data transmission; cf. Data communication

Database management systems
special-function unit for sorting and sort-based database operations. Raschid, +, T-C Dec 86 1071–1077

Database system fault tolerance
crash recovery scheme for memory-resident database system. Hagmann, Robert B., T-C Sep 86 839–843

Database systems
filter search hardware for database systems. Pramanik, Sakti, T-C Dec 86 1077–1082

Database systems; cf. Database management systems

Decision-making; cf. Pattern classification

Decoding; cf. Coding/decoding

Delay systems; cf. Queueing analysis

DFT; cf. Discrete Fourier transforms

Digital arithmetic; cf. Arithmetic

Digital communication; cf. Coding/decoding; Data communication

Digital image processing; cf. Image processing

Digital integrated circuits; cf. CMOS integrated circuits; MOS integrated circuits; Semiconductor memories; Very large-scale integration

Digital system fault diagnosis

diagnosability of general system model with three-valued test outcomes. Sengupta, A., +, T-C Feb 86 170–173

roving emulation as built-in test fault detection mechanism. Breuer, M., A., +, T-C Nov 86 933–939

system diagnosability in presence of hybrid faults. Sengupta, A., +, T-C Jan 86 90–93

Digital system fault diagnosis; cf. Computer fault diagnosis; Logic circuit fault diagnosis

Digital system fault tolerance; cf. Computer fault diagnosis

Digital system testing

roving emulation as built-in test fault detection mechanism. Breuer, M., A., +, T-C Nov 86 933–939

Digital system testing; cf. Logic circuit testing

Discrete Fourier transforms

comments, with reply, on ‘Sign/logarithmic arithmetic for FFT implementation’ by E. E. Swartzlander, et al. Wang, Hongyun, +, T-C May 86 482–484 (Original paper, Jun 83 526–534)

computing discrete Fourier transform using quadratic residue Fermat number systems. Truong, T. K., +, T-C Nov 86 1008–1012

Distributed computing

clustering approximation technique for queuing network models with large number of chains. de Souza e Silva, Edmundo, +, T-C May 86 419–430


computer and database location in distributed computer systems. Gavish, Bezalel, +, T-C Jul 86 583–590
distributed control of computer systems. Chou, Timothy C. K., +, T-C Jun 86 564–567

using broadcast communication in distributed algorithms; design and complexity issues. Dechter, Rina, +, T-C Mar 86 210–219

Distributed control
distributed control of computer systems. Chou, Timothy C. K., +, T-C Jun 86 564–567

Distributed database systems
computer and database location in distributed computer systems. Gavish, Bezalel, +, T-C Jul 86 583–590

Distributed processing
fault-tolerant distributed communication architecture. Guha, Sumanta, +, T-C Mar 86 281–283

E

Error-correction coding
	byte-oriented error-correcting codes for semiconductor memory systems. Chen, C. L., T-C Jul 86 646–648

(N,K) concept fault tolerance. Krol, Thijs, T-C Apr 86 339–349

t-systematic t error correcting/all unidirectional error detecting codes. Nikolos, Dimitris, +, T-C May 86 394–402

Error-correction coding; cf. Convolutional coding; Residue coding; Trellis coding

Error-detection coding
burst unidirectional error-detecting codes. Bose, Bella, T-C Apr 86 350–353

t-systematic t error correcting/all unidirectional error detecting codes. Nikolos, Dimitris, +, T-C May 86 394–402

F

Failure analysis; cf. Reliability

Fast Fourier transforms; cf. Discrete Fourier transforms

Fault diagnosis; cf. Computer fault diagnosis; Digital system fault diagnosis; Logic circuit fault diagnosis; Memory fault diagnosis

Fault tolerance
fault-tolerant computing (special issue). T-C Apr 86 285–388

† Check author entry for subsequent corrections/comments

+ Check author entry for coauthors
Memory fault diagnosis
built-in testing of memory using on-chip compact testing. Kinoshita, Kozo, +, T-C Oct 86 862–870
Memory management
bulky systems; performance improvement by reducing fragmentation. Page, Ivor P., +, T-C May 86 441–447
Minimization methods; cf. Optimization methods
MOS integrated circuits
ª detecting sneak paths in MOS transistor networks. Brand, Daniel, T-C Mar 86 274–278
MOS integrated circuits; cf. CMOS integrated circuits
MOSFET circuits; cf. MOS integrated circuits
Multiplexing
Multiplication
algorithms for iterative array multiplication. Nakamura, Shinji, T-C Aug 86 713–719
calculation of multiplicative inverse over GF(p) where p is Mersenne prime. Thomas, J. J., +, T-C May 86 478–482
comments on ‘Matrix processors using p-adic arithmetic for exact linear computations’ and ‘Finite segment p-adic number systems with applications to exact computation’. Gogorza-Nogata, R. N., +, T-C Oct 86 928–930
signed bit-serial multiplier. Ryne, Tom, +, T-C Oct 86 896–901
Multiplication; cf. Matrix multiplication
Multiprocessing
analytic queuing network models for parallel processing of task systems. Thomasian, Alexander, +, T-C Dec 86 1045–1054
bounds on algorithm-based fault tolerance in multiprocessing systems. Banerjee, Prithviraj, +, T-C Apr 86 296–306
correction to ‘Fault-tolerant multiprocessing link and bus architectures’ (Jan 85 33–45). Pradhan, D. K., +, T-C Jan 86 94
input/output speedup in tightly coupled microprocessors. Abu-Sufah, Walid, +, T-C Jun 86 520–530
instruction-issuing approach to enhancing performance in processors with multiple functional units. Acosta, Ramon D., +, T-C Sep 86 815–828
multigrid algorithms on hypercubes. Chan, Tony F., +, T-C Nov 86 969–977
multiple-bus multiprocessor systems. Towseley, Don, T-C Mar 86 220–228
optimal diagnosable multiprocessor system design using full-difference triangles. Maxemchuk, N. E., +, T-C Sep 86 837–839
reconfiguration procedures for polymorphic and partitionable multiprocessors. Lin, Woei, +, T-C Oct 86 910–916
scheduling multiprocessor tasks to minimize schedule length. Blazewicz, Jacek, +, T-C May 86 389–393
scheduling tasks with quick recovery from failure in fault-tolerant multiprocessor systems. Krishna, C. M., +, T-C Oct 86 448–455
sm3, dynamically partitionable multicomputer system. Baru, Chaitanya K., +, T-C Sep 86 790–802
Multiprocessing; cf. Parallel processing
Multiprocessing, interconnection
connecting network with fault-tolerance capabilities. Ciminiello, L., +, T-C Jun 86 578–580
fault-tolerant multiprocessors with redundant-path interconnection networks. Raghavendra, C. S., +, T-C Apr 86 307–316
finite-state model and compatibility theory as tools for analyzing permutation networks. Huang, Shing-Tsaan, +, T-C Jul 86 591–601
Multiprocessing, interconnection; cf. Parallel processing, interconnection
Multitasking
analytic queuing network models for parallel processing of task systems. Thomasian, Alexander, +, T-C Dec 86 1045–1054
Multivalued logic
diagonosability of general system model with three-valued test outcomes. Sengupta, A., +, T-C Feb 86 170–173
heuristic minimization of MVL functions; direct cover approach. Besslich, Philipp W., T-C Feb 86 134–144
iteration properties of multivalued switching functions. Reischer, Corina, +, T-C Feb 86 173–178
multivalued logic (special issue). T-C Feb 86 97–188
multiple-valued systolic system for computation of Chrestenson spectrum. Moraga, Claudio, T-C Feb 86 183–188
regular ternary logic functions; ternary logic functions suitable for treating ambiguity. Mukaigono, Masso, T-C Feb 86 179–183
ª Check author entry for coauthors
synthesis of multivalued multithreshold functions for CCD implementation. Abd-El Barr, Mostafa H., +, T-C Feb 86 124–133
ternary scan design for VLSI testability. Hu, Mou, +, T-C Feb 86 167–170
uncertainty, energy, and multiple-valued logics. Hayes, John P., T-C Feb 86 107–114
Multivalued logic circuits
complexity based on partitioning of Boolean circuits and their relation to multivalued circuits. Maruoka, Akira, T-C Feb 86 115–123
current-mode fuzzy logic integrated circuits fabricated by standard CMOS process. Yamakawa, Takeshi, +, T-C Feb 86 161–167
prototype CMOS quaternary logic encoder – decoder circuits. Mangin, James L., +, T-C Feb 86 157–161
ª Check author entry for subsequent corrections/comments
Networks; cf. Computer networks
Numerical methods; cf. Approximation methods; Arithmetic; Optimization methods
Operating systems; cf. Software, operating systems
Optimization methods
coping with anomalies in parallel branch-and-bound algorithms. Li, Guo-Jie, +, T-C Jun 86 568–573
efficient computation of maximum of sum of two sequences and applications to pattern classification and computational geometry. Konrad, Victor, T-C Jul 86 651–653
minimization of programmed logic arrays by D algorithm. Roth, J. Paul, T-C May 86 476–478
Optimization methods; cf. Approximation methods
Parallel processing
analytic queuing network models for parallel processing of task systems. Thomasian, Alexander, +, T-C Dec 86 1045–1054
asynchronous parallel interpreter for arithmetic expressions and evaluation. Baccelli, Francois, +, T-C Mar 86 245–256
author’s reply to ‘Further comments on: The reliability of periodically repaired n-1/n parallel redundant systems’. Nilsson, Arne A., T-C Oct 86 932
coping with anomalies in parallel branch-and-bound algorithms. Li, Guo-Jie, +, T-C Jun 86 568–573
determining an optimal secondary storage service rate for PASM control system. Tuomonkopa, David Lee, +, T-C Jan 86 43–53
finding lowest common ancestors in parallel. Tsin, Yung H., T-C Aug 86 764–769
new classes for parallel complexity; study of unification and other complete problems for P. Vitter, Jeffrey Scott, +, T-C May 86 403–418
processor scheduling for linearly connected parallel processors. McDowell, Charles E., +, T-C Jul 86 632–638
using broadcast communication in distributed algorithms; design and complexity issues. Dechter, Rina, +, T-C Mar 86 210–219
Parallel processing; cf. Array processing; Systolic arrays
Parallel processing, interconnection
load-sharing fault-tolerant Banyan network. Lee, Chin-Tau, T-C Dec 86 1025–1034
unbuffered shuffle – exchange network performance. Kumar, Manoj, +, T-C Jun 86 573–578
Pattern classification
efficient computation of maximum of sum of two sequences and applications to pattern classification and computational geometry. Konrad, Victor, T-C Jul 86 651–653
Permutations
finite-state model and compatibility theory as tools for analyzing permutation networks. Huang, Shing-Tsaan, +, T-C Jul 86 591–601
Pipeline processing
pipelining in computing arrays; scheduling considerations. Jagadish, Hosagrahar V., +, T-C May 86 431–440
ª Check author entry for subsequent corrections/comments
Simulation study of decoupled-architecture computers. Smith, James E., +, T-C Aug 86 692-702

Pipeline processing; cf. Array processing; Systolic arrays PLA; cf. Programmable logic arrays

Probability

linear feedback shift registers; probability of linear dependencies. Chen, C. L., T-C Dec 86 1086-1088

Process control

LOTOS specification of PROWAY highway service for process control applications Carchiolo, Vincenza, +, T-C Nov 86 949-969

Programmable logic arrays

comments on 'Direct implementation of discrete and residue-based functions via optimal encoding: A programmable array logic approach' by C. A. Papachristou. Mirsalkih, M. M., +, T-C Sep 86 829-830 (Original paper, Oct 83 961-965)

comments, with reply, on 'Detection of faults in programmable logic arrays' by J. E. Smith. Liang, Ye-Wei, +, T-C Oct 86 930-931 (Original paper, Nov 79 845-853)

defective fault simulation of internal faults of inverter-free circuits and programmable logic arrays. Ooguner, Fusun, T-C Jan 86 70-73

lower overhead design for testability of programmable logic arrays Bozorgui-Nesbat, Saied, +, T-C Apr 86 379-383

masking phenomenon; effect on coverage capability of single-fault test sets in PLAs Rajski, Janusz, +, T-C Jan 86 81-85

minimization of programmed logic arrays by D algorithm. Roth, J. Paul, T-C May 86 647-648

Pseudorandom sequences

built-in tests using pseudorandom sequences. Bardell, P. H., +, T-C Jul 86 653-658

Queueing analysis

analytic queuing network models for parallel processing of task systems. Thomassian, Alexander, +, T-C Dec 86 1045-1054

clustering approximation technique for queuing network models with large number of chains. de Souza e Silva, Edmundo, +, T-C May 86 419-430

enhanced approximation by pairwise analysis of servers for time delay distributions in queuing networks. Harrison, Peter G., T-C Jan 86 54-61

multi-purpose multiprocessor systems; approximate models. Towsley, Don, T-C Mar 86 220-228

Radix conversion

mixed-radix conversion for residue number applications. Chakraborti, N. B., +, T-C Aug 86 762-764

Random-access memories

multivalued memories; survey. Rich, David A., T-C Feb 86 99-106

row/column replacement for control of hard defects in semiconductor RAMs. Fujia, Tom, +, T-C Nov 86 996-999

Read-only memories

multivalued memories; survey. Rich, David A., T-C Feb 86 99-106

Recent coding; cf. Convolutional coding

Reliability

provably conservative approximations to complex reliability models. Smotherman, Mark, +, T-C Apr 86 333-338

Reliability; cf. Computer reliability; Fault tolerance

Reconfigurable systems

calculating cumulative operational time distributions in reconfigurable computer systems. de Souza e Silva, Edmundo, +, T-C Apr 86 322-332

Residue arithmetic

computing discrete Fourier transform using quadratic residue Fermat number systems. Truong, T. K., +, T-C Nov 86 1008-1012

mixed-radix conversion for residue number applications. Chakraborti, N. B., +, T-C Aug 86 762-764

Residue coding

comments on 'Direct implementation of discrete and residue-based functions via optimal encoding: A programmable array logic approach' by C. A. Papachristou. Mirsalkih, M. M., +, T-C Sep 86 829-830 (Original paper, Oct 83 961-965)

complex integer to complex residue encoding. Sousa, Mike, +, T-C Jul 86 648-650

+ Check author entry for coauthors

Scheduling; cf. Array processing; Multiprocessing; Parallel processing

Search methods

fast search algorithms for associative memories. Davis, Wayne A., +, T-C May 86 456-461

filter search hardware for database systems. Pramanik, Sakti, T-C Dec 86 1077-1082

Self-testing

alternative to scan design methods for sequential machines. Saluja, Kewal K., +, T-C Apr 86 384-388

condensed linear feedback shift register (LFSR) testing, pseudoeaxhaustive test technique. Wang, Laung-Terng, +, T-C Apr 86 367-370

Semiconductor device testing; cf. Integrated-circuit testing

Semiconductor memories

byte-oriented error-correcting codes for semiconductor memory systems. Chen, C. L., T-C Jul 86 646-648

row/column replacement for control of hard defects in semiconductor RAMs. Fujia, Tom, +, T-C Nov 86 996-999

Sequential logic circuit testing

alternative to scan design methods for sequential machines. Saluja, Kewal K., +, T-C Apr 86 384-388

Sequential logic circuits

testable design of single-output sequential machines using checking experiments. Saluja, Kewal K., +, T-C Jul 86 658-662

Sequential logic testing

direct verification of sequential circuits using temporal logic. Browne, Michael C., +, T-C Dec 86 1035-1044

Set theory; cf. Fuzzy set theory

Shift registers

bidirectional double latch (BDDL). Savir, Jacob, T-C Jan 86 65-66


condensed linear feedback shift register (LFSR) testing, pseudoeaxhaustive test technique. Wang, Laung-Terng, +, T-C Apr 86 367-370

linear dependencies in linear feedback shift registers. Chen, C. L., T-C Dec 86 1086-1088

signature analysis for multiple-output circuits using linear-feedback-shift register. David, René, T-C Sep 86 830-837

Signal processing

dual systolic architectures for VLSI digital signal processing systems. Bridges, G. E., +, T-C Oct 86 916-923

Signal processing; cf. Array processing; Image processing

Software design/development

designing systolic algorithms using sequential machines. Ibarra, Oscar H., +, T-C Jun 86 531-542

Software fault tolerance

bounds on algorithm-based fault tolerance in multiprocessing systems. Banerjee, Prithviraj, +, T-C Apr 86 296-306

fault-tolerant computing (special issue). T-C Apr 86 285-388

robust storage structures for crash recovery. Taylor, David J., +, T-C Apr 86 288-295

Software fault tolerance; cf. Computer fault tolerance

Software, operating systems

task switching locality in multiple-virtual-storage operating system; empirical study. Kobayashi, Makoto, T-C Aug 86 720-731

Software, operating systems; cf. Database management systems

Software standards

LOTOS specification of PROWAY highway service for process control applications Carchiolo, Vincenza, +, T-C Nov 86 949-969

Sorting/merging

correction to 'Lower bounds for sorting with realistic instruction sets' (Apr 85 311-317). Dittert, E., +, T-C Oct 86 932

special-function unit for sorting and sort-based database operations. Raschid, L., +, T-C Dec 86 1071-1077

Special issues/sections

fault-tolerant computing. T-C Apr 86 285-388

multiple-valued logic. T-C Feb 86 97-198

Standards; cf. Software standards

Stochastic processes

performability analysis for stochastic models of fault-tolerant systems. Iyer, Balakrishna R., +, T-C Oct 86 902-907

Stochastic processes; cf. Markov processes

Storage; cf. Memories

Switching algebra; cf. Multivalued logic

Switching functions

heuristic minimization of MVL functions; direct cover approach. Beslich, Philipp W., T-C Feb 86 134-144

iteration properties of multivalued switching functions. Reischer, Corina, +, T-C Feb 86 173-178

† Check author entry for subsequent corrections/comments
Synchronization


improving synchronizer performance with redundancy and masking. Kleeman, Lindsay, + , T-C Jul 86 643–646

System reliability; cf. Reliability

Systolic arrays

computing discrete Fourier transform using quadratic residue Fermat number systems. Truong, T. K., + , T-C Nov 86 1008–1012
designing systolic algorithms using sequential machines. Ibarra, Oscar H., + , T-C Jan 86 531–542

multiple-valued systolic system for computation of Chrestenson spectrum. Moraga, Claudio, T-C Feb 86 183–188

parallel algorithm to compute shortest paths and diameter of graph, and VLSI implementation. Sinha, Bhabani P., + , T-C Nov 86 1000–1004

partitioning and mapping algorithms into fixed-size systolic arrays. Moldovan, Dan L., + , T-C Jan 86 1–12

systolic algorithms for local operations on images. Guerra, Concettina, T-C Jan 86 73–77

T

Testing; cf. Built-in testing; Digital system testing; Integrated-circuit testing; Logic circuit testing; Self-testing

Transforms; cf. Discrete Fourier transforms

Transient analysis

aggregation technique for transient analysis of stiff Markov chains using approximation algorithm. Bobbio, Andrea, + , T-C Sep 86 803–814

Trees

array layout methodology for VLSI computational circuits based on use of layout slices. Krishnan, Musaravakkam S., + , T-C Dec 86 1055–1067

fault-tolerant modular architecture for binary trees. Hassan, A. S. Mahmudul, + , T-C Apr 86 356–361

cf. Very large-scale integration