PAPERS

Design Automation

An Approach to Gate Assignment and Module Placement for Printed Wiring Boards


Distributed Computing

Multiple-Read Single-Write Memory and Its Applications

S. S. L. Chang 689

Parallel Processing

On a Class of Multistage Interconnection Networks

C-L. Wu and T-Y. Feng 694

Performance Analysis

Multiprocessor Scheduling with Memory Allocation—A Deterministic Approach

J. Węglarz 703

Job Scheduling in a Single-Node Hierarchical Network for Process Control

G. P. Engelberg, J. A. Howard, and D. A. Mellichamp 710

Reliability and Performance Evaluation

On Evaluating the Performability of Degradable Computing Systems

J. F. Meyer 720

CORRESPONDENCE

A Method for Minimizing Incompletely Specified Sequential Machines

M. Yamamoto 732

An Alternative to the Distributed Pipeline

J. H. Patel 736

Asymptotically Optimal Circuit for a Storage Access Function

P. Klein and M. S. Paterson 737

Convolution Computer

R. W. Heuft and W. D. Little 738

Negabinary A/D Conversion

C. K. Yuen 740

Test Sets for Combinational Logic—The Edge-Tracing Approach

K. E. Stoffers 741

Minimally Testable Reed–Muller Canonical Forms

E. W. Page 746

Composite Spectra and the Analysis of Switching Circuits

J. C. Muzio 750

Conditional-Sum Early Completion Adder Logic

N. M. Martin and S. P. Hufnagel 753

Comments on “A Design of a Fast Cellular Associative Memory for Ordered Retrieval”

Ya. I. Fet 756

Authors’ Reply

C. V. Ramamoorthy, J. L. Turner, and B. W. Wah 757

A Remark on the Nonminimality of Certain Multiple Fault Detection Algorithms

W. Coy 757

Authors’ Reply to “A Remark on the Nonminimality of Certain Multiple Fault Detection Algorithms”

D. C. Bossen and S. J. Hong 759

Correction to “Properties of the Multidimensional Generalized Discrete Fourier Transform”

P. Corsini and G. Frosini 759