Table of Contents

Chairs' Welcome.........................................................................................................................................ix
Organizing Committee.....................................................................................................................................x
Program Committee....................................................................................................................................xi
Steering Committee...................................................................................................................................xii
Reviewers...................................................................................................................................................xiii

Session 1: Reliable, Self-Testing, Self-Tuning Devices

New View Requirements for Analogue/MS IPs for Dependability Optimization in Heterogeneous SoC Design .........................................................................................................................1

Hans G. Kerkhoff

Context-Based Collaborative Self-Test for Autonomous Wireless Sensor Networks ............................................................................................................................................................................7

Marcin Marzencki, Yifeng Huang, and Bozena Kaminska

Mixed Signal System Level Cross Layer Adaptation for Variability and Workload: A Pilot Study ..................................................................................................................................................................13

Shreyas Sen, Jayaram Natarajan, Joshua W. Wells, and Abhijit Chatterjee

Session 2: Converter Testing I

Trim DAC Design with Minimum DNL for Self-Trim with Self-Test Schemes ..............................................19

Hans Martin von Staudt

On Pre/Post-Bond Testing and Calibrating SAR ADC Array in 3-D CMOS Imager ..............................................25

Xuan-Lun Huang, Ping-Ying Kang, Jiun-Lang Huang, Yung-Fa Chou, Yung-Pin Lee, and Ding-Ming Kwai

Image-Quality-Driven Metrics for Testing and Calibrating ADC Array in CMOS Imagers: A First Step ..............................................................................................................................................29

Hsiu-Ming Sherman Chang, Kwang-Ting Tim Cheng, and Jiun-Lang Huang
Low-Distortion Single-Tone and Two-Tone Sinewave Generation Algorithms
Using an Arbitrary Waveform Generator ........................................................................................................33

Special Session 1: Lab-on-Chip Test Issues
Electrodes Architectures for Dielectrophoretic-Based Cells Manipulation in LoCs: Modeling, Simulation and Experimental Results ...........................................................................................................39
Mohamed Amine Miled, Antoine Gagné, and Mohamad Sawan

Session 3: Statistical Learning for Test and Diagnosis
PPM-accuracy Error Estimates for Low-Cost Analog Test: A Case Study .........................................................................................................................43
Nathan Kupp, Haralampos Stratigopoulos, Petros Drineas, and Yiorgos Makris
Parametric Test Metrics Estimation Using Non-gaussian Copulas ..................................................................................48
Kamel Beznia, Ahcène Bounceur, Salvador Mir, and Reinhardt Euler

Session 4: Test Circuitry on Interface Boards and ATE
Suzanne Huh, Madhavan Swaminathan, and David Keezer
Digitally-Assisted Compensation Technique for Timing Skew in ATE Systems ...................................................................................................................58
Koji Asami, Takenori Tateiwa, Tsuyoshi Kurosawa, Hiroyuki Miyajima, and Haruo Kobayashi
Extending Low-Cost Test Signal Synthesis to 40 Gbps ..........................................................................................64
David Keezer and Carl Gray

Session 5: Converter Testing II
Arbitrary Waveform Generator Response Shaping Method to Enable ADC Linearity Testing on Very Low Cost Automatic Test Equipment ........................................................................................................67
Sachin Dileep Dasnurkar and Jacob A. Abraham
Optimal Linearity Testing of Sigma-Delta Based Incremental ADCs Using Restricted Code Measurements ...........................................................................72
Sehun Kook, Alfred Gomes, Le Jin, David Wheelright, and Abhijit Chatterjee
A Fully Integrated Built-In Self-Test Σ-Δ ADC on a Wireless Test Platform .............................................................................78
Shao-Feng Hung and Hao-Chiao Hong
Session 6: MEMS Testing I

A MEMS Convective Accelerometer Equipped with On-Chip Facilities for Sensitivity Electrical Calibration

Ahmed Amine Rekik, Florence Azaïs, Norbert Dumas, Frédérick Mailly, and Pascal Nouet

Move from Online Test to Fault-Tolerant: Design and Simulation of a Multi-functional MEMS Sensor

Zhou Xu, Andrew Richardson, Mark Begbie, and ChangHai Wang

Session 7: Converter Testing III

ADC and DAC Testing Using Impulse Signals

Josef Vedral and Pavel Fexa

A System-Level Model for an Analog-to-Digital Converter

Jidan Al-Eryani, Dietmar Nitzsche, and Sebastian Sattler

FPAA Implementation and Validation of an SC Integrator Leakage Measurement Technique

Nian-Tze Du and Jiun-Lang Huang

Design of a Design-for-Digital-Testability Third-Order Σ-Δ Modulator

Shao-Feng Hung and Hao-Chiao Hong

Session 8: MEMS Testing II

Inertial MEMS Test Challenges

Ashok Solanki, Kanti Prasad, Rob Oreilly, and Yatin Singhal

Novel Adaptive FPGA-based Self-Calibration and Self-Testing Scheme with PN Sequences for MEMS-based Inertial Sensors

Ankit Kansal, Elie H. Sarraf, Mrigank Sharma, and Edmond Cretu

Session 9: Reliability and Concurrent Error Detection

Functional Framework and Hardware Platform for Dependability Study in Short Range Wireless Embedded Systems

Benaoueneur Senouci, Anne-Johan Annema, Mark Bentum, and Hans G. Kerkhoff

A Concurrent Testing Technique for Analog-to-Digital Converters

Vadim Geurkov and Lev Kirischian

The Search for Resilience Weak Spots in Automotive Mixed-Signal Circuits

Vincent Kerzérho, Hans G. Kerkhoff, Gert-Jan Bollen, and Yizi Xing
Session 10: Testing New Types of Devices

Neural-Network Fault Diagnosis for Electrode Structures in Bio-fluidic Microsystems ................................................................. 143
  Qais Al-Gayem, Andrew Richardson, and Hong Liu

Placement Optimization of Flexible TFT Digital Circuits ................................................................. 149
  Wei-Hsiao Liu, En-Hua Ma, Wen-En Wei, and James Chien-Mo Li

An Improved Light Source Using Filtered Tungsten Lamps as an Affordable Solar Simulator for Testing of Photovoltaic Cells ................................................................. 153
  Clint Landrock, Badr Omrane, Jeydmer Aristizabal, Bozena Kaminska, and Carlo Menon

Author Index ............................................................................................................................................ 159