# 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems

## DDECS 2015

### Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Foreword to the 18th IEEE DDECS</td>
<td>xi</td>
</tr>
<tr>
<td></td>
<td>Symposium Committees</td>
<td>xii</td>
</tr>
<tr>
<td></td>
<td>DDECS 2015 Sponsors</td>
<td>xiii</td>
</tr>
<tr>
<td></td>
<td>Keynotes</td>
<td>xiv</td>
</tr>
<tr>
<td></td>
<td>Embedded Tutorials</td>
<td>xvii</td>
</tr>
</tbody>
</table>

## Session 1A: ATPG & Test Compression

TPG for Crosstalk Faults between On-Chip Aggressor and Victim Using Genetic Algorithms  
Kishore Duganapalli, Ajoy K. Palit, and Walter Anheier

LFSR Reseeding Based Test Compression Respecting Different Controllability of Decompressor Outputs  
Ondrej Novák, Jiří Jeníček, and Martin Rozkovec

## Session 1B: Design Architectures & Synthesis

Compiler-Centred Microprocessor Design (CoMet) - From C-Code to a VHDL Model of an ASIP  
Roberto Urban, Mario Schölzel, Heinrich T. Vierhaus, Enrico Altmann, and Horst Seelig

Low-Area and High-Speed Approximate Matrix-Vector Multiplier  
I-Che Chen and John P. Hayes

## Session 2A: Digital Design

A Design for the 178-MHz WXGA 30-fps Optical Flow Processor Based on the HOE Algorithm  
Tetsuya Matsumura, Aoi Kurokawa, Kousuke Imamura, and Yoshio Matsuda
A Design of Ring Oscillator Based PUF on FPGA .................................................................37
Filip Kodýtek and Róbert Lórencz

Design-for-Diagnosis Architecture for Power Switches ..........................................................43
M. Valka, A. Bosio, L. Dilillo, P. Girard, A. Virazel, P. Debaud, and S. Guilhot

Session 2B: Analog Circuits
A Novel Compact Dual-Band Bandpass Waveguide Filter .........................................................51
Snežana Stefanovski, Milka Potrebic, Dejan Tošić, and Zoran Stamenković

Fully Differential Difference Amplifier for Low-Noise Applications ........................................57
Daniel Arbet, Gabriel Nagy, Martin Kovác, and Viera Stopjaková

A Low Ripple Current Mode Voltage Doubler .............................................................................63
Andrzej Grodzicki and Witold Pleskacz

Poster Session I
SystemC-Based Loose Models for Simulation Speed-Up by Abstraction of RTL IP Cores .................................................................71
Syed Saif Abrar, Maksim Jenihhin, and Jaan Raik

NoCDepend: A Flexible and Scalable Dependability Technique for 3D Networks-on-Chip .................................................................75
Thomas Hollstein, Siavoosh Payandeh Azad, Thilo Kogge, Haoyuan Ying, and Klaus Hofmann

A Synchronous Mirror Delay with Duty-Cycle Tunable Technology ......................................79
Yo-Hao Tu, Kuo-Hsing Cheng, Yian-An Lin, and Hong-Yi Huang

Design of In AlN/GaN Heterostructure-Based Logic Cells ..................................................83
Lukáš Nagy, Viera Stopjaková, and Alexander Šatka

Triangular Modulation Using Switched-Capacitor Scheme for Spread-Spectrum Clocking ........87
Hong-Yi Huang, Gene Fe Palencia, Da-Kai Chen, and Wei-Hsuan Huang

Application of Evolutionary Algorithms for Regression Suites Optimization ......................91
Michaela Belešová, Zdenek Kotášek, Marcela Šímková, and Tomáš Hruška

Boolean Difference Technique for Detecting All Missing Gate Faults in Reversible Circuits ........................................................................95
Joyati Mondal, Bappaditya Mondal, Dipak Kole, Hafizur Rahman, and Debesh K. Das

Combining Correction of Delay Faults and Transient Faults ..................................................99
Tobias Koal, Stefan Scharoba, and Heinrich T. Vierhaus

Fast Simulation of SystemC Synthesizable Subset ...................................................................103
Mikhail Glukhikh and Mikhail Moiseev

Marco Giammarini, Daniela Isidori, Enrico Concettoni, Cristina Cristalli, Matteo Fioravanti, and Marco Pieralisi
The Advanced Circuitry of the Precision Super Capacitances Based on the Classical and Differential Difference Operational Amplifiers

Nikolay N. Prokopenko, Nikolay V. Butyrlagin, Sergei G. Krutchinsky, Evgeniy A. Zhebrun, and Alexey E. Titov

Direct Test Methodology for HDL Verification

Rados Dabic, Sasa Jednak, Ilija Adzic, Dusko Stanic, Aleksandar Mijatovic, and Stanislav Vuckovic

Modeling CMOS Gates Using Equivalent Inverters

Spyridon Nikolaidis

UVM-Based Verification of Bluetooth Low Energy Controller

Maciej Moskala, Patryk Kloczko, Marek Cieplucha, and Witold Pleskacz

PVT Insensitive High-Resolution Time to Digital Converter for Intraocular Pressure Sensing

Hong-Yi Huang, Jen-Chieh Liu, Pei-Ying Lee, Kun-Yuan Chen, Jin-Sheng Chen, Kuo-Hsing Cheng, Tzuen-Hsi Huang, Ching-Hsing Luo, and Jin-Chern Chiou

Session 3A: Modeling and Simulation

An Asynchronous Projection and Summation Circuit for In-Pixel Processing in Single Photon Avalanche Diode Sensors

Xiao Yang, Hongbo Zhu, Toru Nakura, Tetsuya Iizuka, and Kunihiro Asada

BSIM4 to PSP Model Conversion for Passive Mixer IM3 Simulation

Dušan N. Grujić, Mihajlo Božovic, and Milan Savic

Session 3B: Student Session

FPGA Prototyping and Accelerated Verification of ASIPs

Jakub Podivinsky, Marcela Šímková, Ondrej Cekan, and Zdenek Kotásek

Performance Enhancement of Serial Based FPGA Probabilistic Fault Emulation Techniques

Ioana Mot, Oana Boncalo, and Alexandru Amaricai

Parameterized Critical Path Selection for Delay Fault Testing

Miroslav Siebert and Elena Gramatova

Mapping Trained Neural Networks to FPNNs

Martin Krcma, Jan Kastil, and Zdenek Kotásek

Synthesis and Optimization of Switching Nanoarrays

Muhammed Ceylan Morgul and Mustafa Altun

Modeling the Coupling through Substrate for Frequencies up to 100GHz

Vasileios Gerakis, Fontounasios Christos, and Alkis Hatzopoulos
Session 4A: Formal Verification

Contradiction Analysis for Inconsistent Formal Models ..............................................................171
Nils Przigoda, Robert Wille, and Rolf Drechsler

Equivalence Checking on System Level Using a Priori Knowledge .............................................177
Niels Thole, Heinz Riener, and Görschwin Fey

Requirement Phrasing Assistance Using Automatic Quality Assessment .....................................183
Arman Allahyari-Abhari, Mathias Soeken, and Rolf Drechsler

Session 4B: Design Enhancement

A Design Preconditioning Flow for Low-Noise Circuits ...............................................................191
Steffen Zeidler, Xin Fan, Oliver Schrape, and Miloš Krstic

Containment of Metastable Voltages in FPGAs ......................................................................197
Robert Najvirt, Thomas Polzer, Florian Beck, and Andreas Steininger

Design Flow for Radhard TMR Flip-Flops ..............................................................................203
Vladimir Petrović and Miloš Krstic

Session 5A: Wear-Out & Intermittent Faults

Intermittent Resistive Faults in Digital CMOS Circuits .............................................................211
Hans G. Kerkhoff and H. Ebrahimi

A Coarse Model for Estimation of Switching Noise Coupling in Lightly Doped Substrates ........217
Milan Babic and Miloš Krstic

SPICE-Inspired Fast Gate-Level Computation of NBTI-induced Delays in Nanoscale Logic ....223
Sergei Kostin, Jaan Raik, Raimund Ubar, Maksim Jenihhin, Thiago Copetti, Fabian Vargas, and Leticia Bolzani Poehls

Session 5B: Measurement & Analysis

Goran Panic and Zoran Stamenković

Embedded Test Instrument for On-Chip Phase Noise Evaluation of Analog/IF Signals ...............237
F. Azais, S. David-Grignot, L. Latorre, and F. Lefevre

A Delay Measurement Mechanism for Asynchronous Circuits of Bundled-Data Model ...............243
Shuichi Sato and Satoshi Ohtake
Poster Session II

New Fault Models and Self-Test Generation for Microprocessors Using High-Level Decision Diagrams ................................................................. 251
   Artjom Jasnetski, Jaan Raik, Anton Tsertov, and Raimund Ubar

Simulation-Based Analysis of the Single Event Transient Response of a Single Event Latchup Protection Switch ........................................ 255
   Marko Andjelkovic, Vladimir Petrović, Zoran Stamenković, Goran Ristic, and Goran Jovanovic

Power-Management Specification in SystemC .................................................. 259
   Dominik Macko, Katarína Jelemenská, and Pavel Cicák

Design and Implementation of an Adaptive Algorithm for Hybrid Automatic Repeat Request ........................................................................ 263
   Lukasz Lopacinski, Joerg Nolte, Steffen Buechner, Marcin Brzozowski, and Rolf Kraemer

Increasing Manufacturing Yield Using Partially Programmable Circuits with CLB Implementation of Incompletely Specified Boolean Function of the Corresponding Sub-Circuit ................................................. 267
   A. Matrosova, S. Ostanin, and I. Kirienko

Implementation of the ADELITE Microcontroller for Biomedical Applications ......................................................................................... 271
   Krzysztof Marcinek, Maciej Plasota, Andrzej Wielgus, and Witold Pleskacz

High Precision Digital Based 3.8GHz Phase Shifter .......................................................................................................................... 275
   Francesco Cannone, Gianfranco Avitabile, Giuseppe Coviello, and Giovanni Piccini

Generic Self Repair Architecture with On-Line Fault Diagnosis ................................................................. 279
   Stefan Kristofik, Marcel Balaz, and Maria Fischerova

Microwave Selective Amplifiers with High Asymptotic Attenuation in the Range of Subresonance Frequencies ........................................... 283
   Nikolay N. Prokopenko, Nikolay V. Butyrlagin, Sergei G. Krutchinsky, Evgeniy A. Zhebrun, and Alexey E. Titov

Analog Circuitry for BLDC Motor Magnetic Saturation Diagnostic ........................................................................................................ 287
   Nebojsa Pjevalica, Milos Nikolic, and Ivan Kastelan

High Throughput Floating-Point Dividers Implemented in FPGA ........................................................................................................ 291
   Peter Malík

Formal Verification of Software for the Contiki Operating System
Considering Interrupts ........................................................................................... 295
   Thilo Vörtler, Benny Höckner, Petra Hofstedt, and Thomas Klotz

Wireless Heart Rate Monitor in Personal Emergency Response System ........................................................................................................ 299
   David L. Larkai and Ruiheng Wu

Hardware Implementation of a RSS Localization Algorithm for Wireless Capsule Endoscopy .................................................................................. 301
   M. Cicic, J.G. Teran, and Zoran Stamenković