9th (1972) Contains 47 Papers 379 Pages
10th (1973) Contains 36 Papers 288 Pages
12th (1975) Contains 57 Papers 448 Pages
13th (1976) Contains 63 Papers 501 Pages
14th (1977) Contains 70 Papers 507 Pages
15th (1978) Contains 72 Papers 493 Pages
16th (1979) Contains 94 Papers 586 Pages
17th (1980) Contains 81 Papers 656 Pages
18th (1981) Contains 134 Papers 917 Pages
19th (1982) Contains 125 Papers 928 Pages
20th (1983) Contains 122 Papers 832 Pages
22nd (1985) Contains 124 Papers 838 Pages
23rd (1986) Contains 124 Papers 835 Pages
25th (1988) Contains 125 Papers 730 Pages
26th (1989) Contains 156 Papers 835 Pages
27th (1990) Contains 125 Papers 739 Pages
28th (1991) Contains 137 Papers 779 Pages

©1991 by the Association for Computing Machinery, Inc. Copying without fee is permitted provided that the copies are not made or distributed for direct commercial advantage and credit to the source is given. Abstracting with credit is permitted. For other copying of articles that carry a code at the bottom of the first page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 27 Congress Street, Salem, MA 01970. For permission to republish write to: Director of Publications, Association for Computing Machinery, 11 West 42nd Street, New York, NY 10036. To copy otherwise, or republish, requires a fee and/or specific permission.

ACM Order Number 477910
ISBN 0-89791-396-7
IEEE Computer Society Order Number 2149
Library of Congress Number 85-642899
IEEE Catalog Number 91CH3014-8
ISBN 0-8186-6149-6 (microfiche)
ISBN 0-8186-9149-2 (case)

Additional copies of 1991 or prior Proceedings may be ordered prepaid from:

ACM
Order Department
P.O. Box 64145
Baltimore, MD 21264
1-800-342-6626

IEEE Computer Society
Publications Office
10662 Los Vaqueros Circle
Los Alamitos, CA 90720

IEEE Computer Society
European Office
B-1200 Brussels, Belgium

IEEE Computer Society
2-19-1 Minami Aoyama
Minato-Ku
Tokyo 107, Japan

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331

These organizations should be contacted before placing an order to determine availability and cost of past Proceedings.
TABLE OF CONTENTS

1991 KEYNOTE ADDRESS ............................................................................................................. 1
Joseph B. Costello

Session 1: Application of Mixed Integer Linear Programming to High-Level Synthesis
(Chair: M. McFarland, SJ; Organizers: E. Girczyz, M. McFarland, SJ)

1.1 Simultaneous Scheduling and Allocation for Cost Constrained Optimal Architectural Synthesis .................. 2
Catherine H. Gebotys and Mohamed I. Elmasry

1.2 Synthesis of Application-Specific Multiprocessor Architectures ......................................................... 8
Shiv Prakash and Alice C. Parker

1.3 Constraint Improvements for MILP-Based Hardware Synthesis .............................................................. 14
Lou Hafer

Session 2: Circuit and Timing Simulation
(Chair: R. Saleh; Organizers: R. Saleh, A. Strojwas)

2.1 ILLIADS: A New Fast MOS Timing Simulator Using Direct Equation-Solving Approach ....................... 20
Y.-H. Shih and S. M. Kang

+2.2 ADAPTS: A Digital Transient Simulation Strategy for Integrated Circuits ........................................... 26
Alexander D. Stein, Tuyen V. Nguyen, Binay J. George and Ronald A. Rohrer

2.3 Efficient Simulation of Bipolar Digital ICs .......................................................................................... 32
Chandramouli Visweswariah and Ronald A. Rohrer

Session 3: PANEL:
Global Strategies for Electronic Design
(Chair: H. Jones; Organizer: D. Wanat)

Panel Members: Thomas Bruggere, Wilfred Corrigan, Joseph Costello,
John East, Susumu Kohyama, Edward McCracken .............................................................. 38

Session 4: Multi-Layer Area Routing
(Chair: U. Lauther; Organizers: U. Lauther, K. Hirakawa)

4.1 Topological Routing in SURF: Generating a Rubber-Band Sketch .................................................... 39
Wayne Wei-Ming Dai, Tal Dayan and David Staepelaere

4.2 Routability of a Rubber-Band Sketch .............................................................................................. 45
Wayne Wei-Ming Dai, Raymond Kong and Masao Sato

4.3 Novel Routing Schemes for IC Layout Part I: Two-Layer Channel Routing ............................................. 49
Deborah C. Wang

4.4 A New Hypergraph Based Rip-Up and Reroute Strategy .................................................................... 54
Manuela Raith and Marc Bartholomew

4.5 Constrained Via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems .. 60
Sung-Chuan Fang, Kuo-En Chang, Wu-Shiung Feng, and Sao-Jie Chen

Session 5: Synthesis and Delay Testing
(Chair: K. Keutzer; Organizers: K. T. Cheng, T. W. Williams)

5.1 Logic Synthesis For Efficient Pseudoexhaustive Testability ................................................................... 66
Andrzej Krasniewski

5.2 Correlation-Reduced Scan-path Design To Improve Delay Fault Coverage ........................................... 73
Weiwei Mao and Michael D. Ciletti

*Best Paper Award Candidates
Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology ................................................................. 80
Kwang-Ting Cheng, Srinivas Devadas and Kurt Keutzer

*5.4 The Interdependence Between Delay-Optimization of Synthesized Networks and Testing ............................................................... 87
T. W. Williams, Bill Underwood and M. R. Mercer

Session 6: Technology Mapping
(Chair: R. Rudell; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

6.1 A Technology Mapping Method Based On Perfect And Semi-Perfect Matchings ................................................................. 93
M. Crastes, K. Sakouti and G. Saucier

*6.2 Layout Driven Technology Mapping ................................................................. 99
Massoud Pedram and Narasimha Bhat

6.3 An ECL Logic Synthesis System ................................................................. 106
Van Morgan and David Gregory

6.4 Timing Optimization on Mapped Circuits ..................................................... 112
Ko Yoshikawa, Hiroshi Ichiryu, Hisato Tanishita, Sigenobu Suzuki, Nobuyoshi Nomizu and Akira Kondoh

Massoud Pedram and Narasimha Bhat

Session 7: Design Automation in the Soviet Union: History and Status
(Chair: E. Horbst; Organizer: A. R. Newton)

Presenter: Gennady G. Kazyonnov ........................................................................ 118

Session 8: PANEL:
Implementing the Vision: Electronic Design in the 1990's
(Chair: A. Rappaport; Organizer: D. Wanat)

Panel Members: Andy Bechtolsheim, John Darringer, Aart de Geus, Satoshi Goto,
Alain Hanover, Egon Horbst, Gennady Kazyonnov ............................................... 119

Session 9: Over the Cell Channel Routing
(Chair: F. M. Johannes; Organizer: U. Lauther)

*9.1 Channel Density Reduction By Routing Over The Cells .................................. 120
Min-Siang Lin, Houngrn-Wern Perng, Chi-Yl Hwang and Youn-Long Lin

9.2 New Algorithm for Over-the-Cell Channel Routing Using Vacant Terminals ................................................................. 126
Nancy D. Holmes, Naveed A. Sherwani and Majid Sarrafzadeh

9.3 Routing the 3-D Chip ......................................................................................... 132
Richard J. Enbody, Gary Lynn and Kwee Heong Tan

Session 10: Fault Simulation
(Chair: E. Uriche; Organizers: K. T. Cheng, T. W. Williams)

10.1 Algorithms for Fast, Memory Efficient Switch-Level Fault Simulation ................................................................. 138
E. Vandris and G. Sobelman

10.2 A System for Fault Diagnosis and Simulation of VHDL Descriptions ................................................................. 144
Vijay Pitchumani, Pankaj Mayor and Nimish Radia

10.3 Sequential Circuit Fault Simulation by Fault Information Tracing Algorithm: FIT ................................................................. 151
Yoshihiro Kitamura

10.4 Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors ................................................................. 155
Srinivas Patil, Prithviraj Banerjee and Janak H. Patel

10.5 Creator: General and Efficient Multilevel Concurrent Fault Simulation ................................................................. 160
P. L. Montessoro and S. Gai

*Best Paper Award Candidates
Session 11: Sequential Synthesis  
(Chair: S. Malik; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

11.1 On Removing Redundancy in Sequential Circuits ................................................... 164  
Kwang-Ting Cheng

11.2 A Framework for Satisfying Input and Output Encoding Constraints ......................... 170  
Alexander Saldanha, Tiziano Villa, Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli

11.3 A Unified Approach to Input-Output Encoding for FSM State Assignment .................. 176  
Maciej J. Ciesielski, Jia-Jye Shen and Marc Davio

11.4 FSM Decomposition Revisited: Algebraic Structure Theory Applied to MCNC Benchmark FSMs ............ 182  
Martin Geiger and Thomas Müller-Wipperfürth

Session 12: PANEL:  
Intellectual Property  
(Chair: M. McFarland, SJ)

Panel Members: Daniel Appelman, Srinivas Devadas, Aart de Geus ........................................ 186

Session 13: Leading-Edge Design Systems  
(Chair: T. Kozawa; Organizers: D. Hill, E. Yoffa)

13.1 A CAD System for the Design of Field Programmable Gate Arrays .............................. 187  
Dwight D. Hill

*13.2 Basic Concepts of Timing-oriented Design Automation for High-performance Mainframe Computers .......................................................... 193  
Hidekazu Terai, Fumio Goto, Katsuro Wakaı, Tokinori Kozawa, Mitsugi Edagawa, Satoshi Hososaka and Masahiro Hashimoto

*13.3 SIDECA R Design Support for Reliability ................................................................. 199  
Charles R. Yount and Daniel P. Stiewierek

Session 14: Improving Simulator Performance  
(Chair: P. M. Maurer; Organizers: R. Bryant, R. Saleh)

14.1 Automatic Generation of Compiled Simulations through Program Specialization ............... 205  
Wing Yee Au, Daniel Weise and Scott Seligman

14.2 Accelerating Switch-Level Simulation by Function Caching ........................................... 211  
Larry G. Jones

14.3 Utilizing Logic Information in Multi-Level Timing Simulation ...................................... 215  
Marko P. Chew and Andrzej J. Strojwas

14.4 Mapping switch-level simulation onto gate-level hardware accelerators .......................... 219  
Alok Jain and Randel E. Bryant

14.5 Breaking the Barrier of Parallel Simulation of Digital Systems ..................................... 223  
Jack V. Briner, Jr., John L. Ellis and Gershon Kedem

Session 15: Synthesis for Programmable Gate Arrays  
(Chair: A. ElGamal; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

15.1 Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs ......................... 227  
Robert Francis, Jonathan Rose and Zvonko Vranesic

15.2 Technology Mapping for Electrically Programmable Gate Arrays ................................ 234  
Silvia Ercolani and Giovanni De Micheli

15.3 Xmap: A Technology Mapper for Table-lookups Field-Programmable Gate Arrays ............ 240  
Kevin Karplus

15.4 Amap: A Technology Mapper for Selector-based Field-Programmable Gate Arrays ............. 244  
Kevin Karplus

15.5 A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility ............. 248  
Nam-Sung Woo

*Best Paper Award Candidates
Session 16: PANEL:
What is Design for Manufacturability (DFM)?
(Chair: W. Maly)

Panel Members: P. Chatterjee, W. R. Griffin, J. Grupp, J. Plummer, S. Tewksbury, P. Verhofstadt .................252

Session 17: Layout Systems
(Chair: E. Yoffa; Organizers: R. Rutenbar, E. Yoffa)

17.1 Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design .......................253
Yasushi Ogawa, Tsutomu Itoh, Yoshiio Miki, Tatsuki Ishii, Yasuo Sato and Reiij Toyoshina
17.2 Object Oriented Lisp Implementation of the CHEOPS VLSI Floor Planning and Routing System ..............259
Christian Masson, Remy Escassut, Denis Barbier, Daniel Winer and Gregory Chevallier
17.3 Benchmarks for Layout Synthesis—Evolution and Current Status ..................................................265
Krzysztof Koziński

Session 18: Design for Testability and Built In Self Test
(Chair: T. W. Williams; Organizers: K. T. Cheng, T. W. Williams)

18.1 A Design for Testability Scheme with Applications to Data Path Synthesis ..........................................271
Scott Chiu and Christos A. Papachristou
18.2 Enhanced Controllability for I_HQ Test Sets Using Partial Scan ...................................................278
Tapan J. Chakraborty, Sudipta Bhawmik, Robert Bencivenga and C. J. Lin
18.3 ATPG Based on a Novel Grid-Addressable Latch Element ...........................................................282
Susheel J. Chandra, Tom Ferry, Tushar Gheewala and Kerry Pierce
18.4 Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit ................................................287
Chien-In Henry Chen
18.5 Delay Test Effectiveness Evaluation of LSSD-Based VLSI Logic Circuits .........................................291
David M. Wu and Charles E. Radke

Session 19: Synthesis of Asynchronous Circuits
(Chair: T. Chu; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

19.1 Automatic Synthesis of Asynchronous Circuits ..................................................................................296
Kuan-Jen Lin and Chen-Shang Lin
*19.2 Algorithms for synthesis of hazard-free asynchronous circuits .......................................................302
L. Lavagno, K. Keutzer and A. Sangiovanni-Vincentelli
19.3 Synthesis of Multiple-Input Change Asynchronous Finite State Machines ......................................309
Maureen Ladd and William P. Birmingham

Session 20: PANEL:
Framework Standards: How Important Are They?
(Chair: A. R. Newton; Organizer: D. Wanat)

Panel Members: Jayaram Baht, Matt Goldstein, Andy Graham, Takahide Inoue, Thanasis Kalekos, Bernd Steinmüller, Drew Wade, Mitch Weaver .........................................................315

Session 21: Global Considerations in Routing
(Chair: G. Saucier; Organizer: U. Lauther)

21.1 A Global Router Using An Efficient Approximate Multicommodity Multiterminal Flow Algorithm ..........316
Robert C. Carden IV and Chung-Kuan Cheng
21.2 High-Performance Clock Routing Based on Recursive Geometric Matching .....................................322
Andrew Kahng, Jason Cong, and Gabriel Robins

*Best Paper Award Candidates
On Minimizing the Number of L-Shaped Channels .................................................. 328
Yang Cai and D. F. Wong

A General Multi-Layer Area Router ........................................................................ 335
Mohankumar Guruswamy and D. F. Wong

Session 22: Test Pattern Generation
(Chair: K. T. Cheng; Organizers: K. T. Cheng, T. W. Williams)

On Achieving A Complete Fault Coverage for Sequential Machines Using the Transition Fault Model .............. 341
Irith Pomeranz and Sudhakar M. Reddy

Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-Level Circuits ............. 347
Stephen Puteras and Janusz Rajski

A Transitive Closure Based Algorithm for Test Generation ....................................... 353
Srimat T. Chakradhar and Vishwani D. Agrawal

A Synthesis-Based Test Generation and Compaction Algorithm for Multifaults ......................... 359
Srinivas Devadas, Kurt Keutzer and Sharad Malik

Session 23: Datapath and Control Synthesis
(Chair: M. Lightner; Organizers: G. De Micheli, M. Lightner)

Control Optimization Based on Resynchronization of Operations .................................. 366
David C. Ku, Dave Filo and Giovanni De Micheli

A Unified Approach for the Synthesis of Self-Testable Finite State Machines ................. 372
Bernhard Eschermann and Hans-Joachim Wunderlich

A Data Path Synthesis Method for Self-Testable Designs ............................................ 378
Christos A. Papachristos, Scott Chiu and Haidar Harmanani

Automated Micro-Roll-Back Self-Recovery Synthesis ............................................. 385
Vijay Raghavendra and Chidchanok Lursinsap

Session 24: Formal Design Verification
(Chair: J. C. Madre; Organizers: R. Bryant, A. Sangiovanni-Vincentelli)

Proof-Aided Design of Verified Hardware ..................................................................... 391
Holger Busch and Gerd Venz

Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation ....................... 397
Randal E. Bryant, Derek L. Beatty and Carl-Johan H. Seger

Representing Circuits More Efficiently in Symbolic Model Checking ............................. 403
J. R. Burch, E. M. Clarke and D. E. Long

Using BDDs to Verify Multipliers ............................................................................. 408
Jerry R. Burch

Breadth-First Manipulation of SBDD of Boolean Functions for Vector Processing .............. 413
Hiroyuki Ochi, Nagisa Ishiiura and Shuzo Yajima

Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams ... 417
Kenneth M. Butler, Don E. Ross, Rohit Kapur and M. Ray Mercer

Session 25: Partitioning and Placement
(Chair: C. Sechen; Organizers: B. Preas, R. Rutenbar)

A General Purpose Multiple Way Partitioning Algorithm .............................................. 421
Ching-Wei Yeh, Chung-Kuan Cheng and Ting-Ting Y. Lin

Analytical Placement: A Linear or a Quadratic Objective Function? ............................ 427
Georg Sigl, Konrad Doll and Frank M. Johannes

Branch-and-Bound Placement for Building Block Layout .......................................... 433
Hidetoshi Onodera, Yo Taniguchi and Keikichi Tamura

*Best Paper Award Candidates  xix
Session 26: Testability Analysis
(Chair: M. R. Mercer; Organizers: K. T. Cheng, T. Williams)

26.1 A Probabilistic Testability Measure for Delay Faults
Wen Ching Wu and Chung Len Lee

26.2 Testability of Asynchronous Timed Control Circuits with Delay Assumptions
Peter A. Beerel and Teresa H.-Y. Meng

26.3 A Branching Process Model for Observability Analysis of Combinational Circuits
Sarma Sastry and Amitava Majumdar

Session 27: Logic Optimization
(Chair: R. K. Brayton; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

27.1 A Resynthesis Approach for Network Optimization
Kuang-Chien Chen, Yasuke Matsunaga, Saburo Muroga and Masahiro Fujita

27.2 Logic Optimization of MOS Networks
Johnson Chan Limqueco and Saburo Muroga

27.3 Logic Minimization using Two-column Rectangle Replacement
Søren Søe and Kevin Karplus

Session 28: PANEL:
Are Formal Methods in Design For Real?
(Chair: G. Venzl)
Panel Members: Dominique Borrione, Randal Bryant, Jean Christophe Madre, David May, Gerald Musgrave, Alberto Sangiovanni-Vincentelli

Session 29: Module Generators
(Chair: K. Hirakawa; Organizers: G. De Micheli, K. Hirakawa)

29.1 Flexible Transistor Matrix (FTM)
King C. Ho and Sarma Sastry

29.2 An Efficient Layout Style For 2-Metal CMOS Leaf Cells And Their Automatic Generation
Chi-Yi Hwang, Yung-Ching Hsieh, Youn-Long Lin and Yu-Chin Hsu

29.3 Exact Width and Height Minimization of CMOS Cells
Robert L. Maziasz and John P. Hayes

Session 30: CAD for Analog Cells and ICs
(Chair: R. A. Rutenbar; Organizers: R. Rutenbar, R. Saleh)

30.1 Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time
Scott D. Huss and Ronald S. Gyurcsik

30.2 Generation of Performance Sensitivities for Analog Cell Layout
George Gad-El-Karim and Ronald S. Gyurcsik

30.3 A Constraint Based Approach to Automatic Design of Analog Cells
L.-O. Donzelle, P.-F. Dubois, B. Hennion, J. Parissis and P. Senn

30.4 A Layout Improvement Method Based on Constraint Propagation for Analog LSI's
Masato Mogaki, Naoki Kato, Naomi Shimada and Yuriko Yamada

Session 31: Interfacing to High-Level Synthesis: Above and Below
(Chair: R. A. Walker; Organizers: E. Girczyc, M. McFarland, SJ)

31.1 CHOP: A Constraint-Driven System-Level Partitioner
Kayhan Küçükcakar and Alice C. Parker
### 31.2 Industrial Extensions to University High Level Synthesis Tools: Making It Work in the Real World

*Thomas E. Fuhrman*

### 31.3 Bridging High-Level Synthesis to RTL Technology Libraries

*Nikil D. Dutt and James R. Kipps*

### 31.4 The Effects of Physical Design Characteristics on the Area-Performance Tradeoff Curve

*Alice C. Parker, Pravil Gupta and Agha Hussain*

#### Session 32: Critical Path Analysis of Logic Gate Networks

*(Chair: P. McGeer; Organizers: R. Bryant, G. De Micheli)*

<table>
<thead>
<tr>
<th>32.1</th>
<th>An Efficient Parallel Critical Path Algorithm</th>
<th>Li-Ren Liu, David H. C. Du and Hsi-Chuan Chen</th>
</tr>
</thead>
<tbody>
<tr>
<td>32.2</td>
<td>Incremental Techniques for the Identification of Statically Sensitizable Critical Paths</td>
<td>Yun-Cheng Ju and Resve A. Saleh</td>
</tr>
<tr>
<td>32.3</td>
<td>Critical Path Selection for Performance Optimization</td>
<td>Hsi-Chuan Chen, David H. C. Du and Li-Ren Liu</td>
</tr>
<tr>
<td>32.4</td>
<td>Timing Verification on a 1.2M-Device Full-Custom CMOS Design</td>
<td>Jengwei Pan, Larry Biro, Joel Grodstein, Bill Grundmann and Yao-Tsung Yen</td>
</tr>
</tbody>
</table>

#### Session 33: Timing Modeling of Interconnect

*(Chair: M. Horowitz; Organizers: R. Bryant, G. De Micheli)*

| 33.1 | RICE: Rapid Interconnect Circuit Evaluator | Curtis L. Ratzlaff, Nanda Gopal and Lawrence T. Pillage |
| 33.2 | A New Nonlinear Driver Model for Interconnect Analysis | Vivek Raghavan and Ronald A. Rohrer |
| 33.3 | Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves | Heinz Mattes, Wolfgang Weisenseel, Gerhard Bischof and Reimund Dachauer |

#### Session 34: Technology CAD

*(Chair: S. Nassif; Organizers: R. Saleh, A. Strojwas)*

| 34.1 | Linking TCAD to EDA—Benefits and Issues | G. Chin, W. Dietrich, Jr., D. Boning, A. Wong, A. Neureuther and R. Dutton |
| 34.2 | A Semiconductor Wafer Representation Database and Its Use in the PREDITOR Process Editor and Statistical Simulator | D. M. H. Walker, C. S. Kellen, and A. J. Strojwas |
| 34.3 | GOALSERVER: A Multiobjective Design Optimization Tool for IC Fabrication Process | Lifeng Wu, Zhilian Yang, Zhiping Yu and Zhijian Li |

#### Session 35: Synthesis of High-Performance Systems

*(Chair: P. Michel; Organizers: E. Girczyc, M. McFarland, SJ)*

| 35.1 | Data-Path Synthesis Using Path Analysis | Reinaldo A. Bergamaschi, Raul Camposano and Michael Payer |
| 35.2 | Cathedral-III: Architecture-Driven High-Level Synthesis for High Throughput DSP Applications | Stefan Note, Werner Geurts, Francky Cathoor and Hugo De Man |
| 35.3 | Data-Path Scheduling for Two-Level Pipelining | C. Y. Roger Chen and Michael Z. Moricz |
| 35.4 | Relevant Issues in High-Level Connectivity Synthesis | Barry M. Pangrle, Forrest D. Brewer, Donald A. Lobo and Andrew Seawright |

*Best Paper Award Candidates*
Session 36: PANEL:
Testability Solutions: Who Really Wants Them?
(Chair: A. Sangiovanni-Vincentelli)

Panel Members: Vishwani Agrawal, Tushar Gheewala, Ken Okin, Rob Walker, Tom Williams ...............611

Session 37: Placement for Performance Optimization
(Chair: M. Burstein; Organizers: B. Preas, R. Rutenbar)

37.1 Tutorial: The Role of Timing Verification in Layout Synthesis ....................................................612
Jacques Benkoski and Andrzej J. Strojwas
37.2 An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement ..........620
Ren-Song Tsay and Juergen Koehl
37.3 A Fast Physical Constraint Generator for Timing Driven Layout ..................................................626
Wing K. Luk
37.4 Dynamic Prediction of Critical Paths And Nets For Constructive Timing-Driven Placement ..........632
Suphachat Sutanathanibol and Eugene Shragowitz
37.5 An Algorithm for Performance-Driven Initial Placement of Small-Cell ICs .................................636
Arvind Srinivasan
37.6 Placement for Clock Period Minimization With Multiple Wave Propagation ..............................640
Donald A. Joy and Maciej J. Ciesielski

Session 38: Extending the Functionality of Discrete Simulation
(Chair: R. E. Bryant; Organizers: R. Bryant, R. Saleh)

38.1 Transition Density, A Stochastic Measure of Activity in Digital Circuits ........................................644
Farid N. Najm
38.2 Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits ..............650
Yutaka Deguchi, Nagisa Ishiura and Shuzo Yajima
38.3 OESim: A Simulator for Timing Behavior .........................................................................................656
Tod Amon and Gaetano Borriello
38.4 CLOVER: A Timing Constraints Verification System ........................................................................662
Dimitris Doukas and Andrea S. LaPaugh

Session 39: Scheduling in High-Level Synthesis I
(Chair: D. Gajski; Organizers: E. Girczyc, M. McFarland, SJ)

39.1 3D Scheduling: High-Level Synthesis with Floorplanning ..............................................................668
Jen-Pin Weng and Alice C. Parker
39.2 Bottom Up Synthesis Based on Fuzzy Schedules ...........................................................................674
Tai A. Ly and Jack T. Mowchenko
39.3 Fast and Near Optimal Scheduling in Automatic Data Path Synthesis .........................................680
In-Cheol Park and Chong-Min Kyung
39.4 Empirical Evaluation of Some High-Level Synthesis Scheduling Heuristics ....................................686
Rajiv Jain, Ashutosh Mujumdar, Alok Sharma and Hueymin Wang
39.5 Sizing Synchronization Queues: A Case Study in Higher Level Synthesis .....................................690
Tod Amon and Gaetano Borriello

Session 40: Frameworks
(Chair: J. Mermet; Organizers: D. Hill, E. Yoffa)

40.1 The MCC CAD Framework Methodology Management System ....................................................694
Wayne Allen, Douglas Rosenthal and Kenneth Fiduk
40.2 A Configuration Management System in a Data Management Framework .......................................699
Steve Banks, Catherine Bunting, Russ Edwards, Laura Fleming and Peter Hackett

*Best Paper Award Candidates  xxii
40.3 Design Version Management in the GARDEN Framework
Flávio R. Wagner and Arnaldo H. Viegas de Lima
............................................................704

40.4 Design Flow Management in the NELSIS CAD Framework
K. O. ten Bosch, P. Bingley and P. van der Wolf
............................................................711

Session 41: Geometric Algorithms
(Chair: D. Boyer; Organizers: D. Hill, K. Hirakawa)

41.1 REX—A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis
Jerry P. Hwang
............................................................717

41.2 A New Approach to Hierarchical Adaptation Using Sequence-Control Based on Cell Interactions
Matthias C. Utesch
............................................................723

41.3 A Two-Dimensional Topological Compactor With Octagonal Geometry
Paul de Dood, John Wawrzynek, Erwin Liu and Roberto Suaya
............................................................727

41.4 VLSI Layout Compaction Using Radix Priority Search Trees
Andrew J. Harrison
............................................................732

41.5 On Minimal Closure Constraint Generation for Symbolic Cell Assembly
Debaprosad Dutt and Chi-Yuan Lo
............................................................736

Session 42: Transmission Line and Interconnect Simulation
(Chair: K. Kundert; Organizers: R. Saleh, A. Strojwas)

42.1 Efficient Transient Simulation of Lossy Interconnect
Jaijeet S. Roychowdhury and Donald O. Pederson
............................................................740

42.2 A Transmission Line Simulator for GaAs Integrated Circuits
J. S. Barkatullah and S. Chowdhury
............................................................746

42.3 Modeling and Simulation of High-Frequency Integrated Circuits Based on Scattering Parameters
A. T. Yang, C. H. Chan, J. T. Yao, R. R. Daniels and J. P. Harrang
............................................................752

Session 43: Scheduling in High-Level Synthesis II
(Chair: G. De Micheli; Organizers: G. De Micheli, M. Lightner)

43.1 Minimizing The Number of Delay Buffers In The Synchronization Of Pipelined Systems
X. Hu, R. G. Harber and S. C. Bass
............................................................758

43.2 Scheduling for Functional Pipelining and Loop Winding
Cheng-Tsung Hwang, Yu-Chin Hsu and Youn-Long Lin
............................................................764

43.3 Incremental Tree Height Reduction For High Level Synthesis
Alexandru Nicolau and Roni Potasman
............................................................770

43.4 Redundant Operator Creation: A Scheduling Optimization Technique
Donald A. Lobo and Barry M. Pangrle
............................................................775

Session 44: PANEL:
Will the Field-Programmable Gate Array Replace the Mask-Programmable Gate Array?
(Chair: J. Rose)

Panel Members: Ewald Detjens, Jonathan Greene, Wayne Spence, Steve Trimberger
Ed Vopni, Rob Walker............................................................779

*Best Paper Award Candidates