B. Ramakrishna Rau Award

NOMINATE  |  Nomination Questions (pdf)  |  Open Nominations (pdf)

About the Ramakrishna Rau Award

     

Award Deadline:  1 May 2018
2017 Committee Chair: Kemal Ebcioglu
The award nomination requires a minimum of 3 endorsements.

 

Established in memory of B. Ramakrishna Rau, and awarded in recognition of his distinguished career in promoting and expanding the use of innovative computer microarchitecture techniques, including his innovation in compiler technology, his leadership in academic and industrial computer architecture, and his extremely high personal and ethical standards.
 
The B. Ramakrishna Rau award will be presented "in recognition of substantial contributions in the field of computer microarchitecture and compiler code generation."
 
The candidate will have made an outstanding, innovative contribution or contributions to microarchitecture, use of novel microarchitectural techniques or compiler/architecture interfacing. It is hoped, but not required, that the winner will have also contributed to the computer microarchitecture community through teaching, mentoring, or community service. This award will consist of a certificate and a $2,000 honorarium.
 
The winner will be announced and invited to present a paper and/or presentation at the ACM/IEEE International Symposium on Microarchitecture normally held in December.  The Rau award will be presented annually and honored to a single recipient.
 

Learn more about B. Ramakrishna Rau.

 

 

Past Recipients for B. Ramakrishna Rau Award

2017  Guang R. Gao For contributions to compiler techniques and microarchitectures for instruction-level and thread-level parallel computing.
2016  Gurindar S. Sohi For pioneering techniques enabling instruction-level parallelism and speculative multithreading via cooperative resource scheduling between offline compiler and runtime micro-architecture elements.
2015  Robert P. Colwell For contributions to critical analysis of microarchitecture and the development of the Pentium Pro processor.
2014  Wen-mei W. Hwu For contributions to Instruction Level Parallelism technology, including compiler optimization, program representation, microarchitecture, and applications.
2013  Kemal Ebcioglu

For contributions to VLIW, instruction-level-parallelism, binary translation,Java performance, and service to the community.

2012  Joseph A. (Josh) Fisher

For the development of trace scheduling compilation and pioneering work in VLIW (Very Long Instruction Word) architectures.

2011  Yale N. Patt

For significant contributions and inspiring leadership in the microarchitecture community with respect to teaching, mentoring, research, and service.

 

 
 

 

 

Dr. Guang R. Gao Named Recipient of 2017 IEEE Computer Society B. Ramakrishna Rau Award

LOS ALAMITOS, Calif., 24 August 2017 - The IEEE Computer Society awards committee selected Dr. Guang R. Gao to receive the 2017 B. Ramakrishna Rau Award for significant contributions in the field of computer microarchitecture and compiler code generation.
 
A faculty member at the University of Delaware since 1996, Gao is an endowed distinguished professor of electrical and computer engineering, and is an ACM and IEEE Fellow.
 
In the B. Ramakrishna Rau Award citation, Gao was recognized “for contributions to compiler techniques and microarchitectures for instruction-level and thread-level parallel computing.”
 
Gao devoted a majority of his research and academic activities to pursuing R&D in dataflow program execution models and architecture/compiler innovations. Gao and his students' work has shown the fundamental value of the dataflow model of computation in addressing the challenges and bottleneck encountered in parallel computer systems under the classical von-Neumann architectures model.  
 
Further, Gao has led a series of parallel architecture and system projects where various aspects of dataflow models are explored and realized in high-performance computers – ranging from innovations in programming paradigms and microarchitecture design, to system software technology (compilers, runtime, etc.) and multicore chip hardware design methodology.  Gao has made unique and significant contributions in compiler techniques and microarchitectures for instruction-level and thread-level parallelism.
 
In the mid-2000s, Gao’s entrepreneurial efforts were recognized for the successful application of his academic R&D results to a significant supercomputing system project, known as IBM Cyclops-64 Supercomputer; one of the largest supercomputers based on large-scale many-core chip technology at that time.
 
Gao received his PhD degree in 1986 in computer science at Massachusetts Institute of Technology (MIT), the first from mainland China.  He is an alumni of Tsinghua University in Beijing.  
 
The 2017 Rau award will be presented at the MICRO-50 Conference on Monday, 16 October 2017 in Boston, Massachusetts.
 
A certificate and a $2000 honorarium are awarded by the Computer Society in recognition of important work related to microarchitectural technology, including both hardware and compiler optimization.
 
The B. Ramakrishna Rau Award, established in memory of B. Ramakrishna Rau, recognizes Rau’s distinguished career in promoting and expanding the use of innovative computer microarchitecture techniques, including his innovation in compiler technology, his leadership in academic and industrial computer architecture, and his extremely high personal and ethical standards.
 
Further information about the award, including a list of past recipients, is available at www.computer.org/web/awards/rau.
 
 

About IEEE Computer Society

IEEE Computer Society, the computing industry’s unmatched source for technology information and career development, offers a comprehensive array of industry-recognized products, services, and professional opportunities. Known as the community for technology leaders, IEEE Computer Society’s vast resources include membership, publications, a renowned digital library, training programs, conferences, and top-trending technology events. Visit www.computer.org for more information on all products and services.

 

Computing Now