Issue No. 07 - July (2003 vol. 29)
<p><b>Abstract</b>—Software designers draw Message Sequence Charts for early modeling of the individual behaviors they expect from the concurrent system under design. Can they be sure that precisely the behaviors they have described are realizable by some implementation of the components of the concurrent system? If so, can we automatically synthesize concurrent state machines realizing the given MSCs? If, on the other hand, other unspecified and possibly unwanted scenarios are "implied" by their MSCs, can the software designer be automatically warned and provided the implied MSCs? In this paper, we provide a framework in which all these questions are answered positively. We first describe the formal framework within which one can derive implied MSCs and then provide polynomial-time algorithms for implication, realizability, and synthesis.</p>
Message sequence charts, requirements analysis, formal verification, scenarios, concurrent state machines, deadlock freedom, realizability, synthesis.
Rajeev Alur, Kousha Etessami, Mihalis Yannakakis, "Inference of Message Sequence Charts", IEEE Transactions on Software Engineering, vol. 29, no. , pp. 623-633, July 2003, doi:10.1109/TSE.2003.1214326