The Community for Technology Leaders
Green Image
<p><b>Abstract</b>—The paper introduces a formal security model for a microprocessor hardware system. The model has been developed as part of the evaluation process of the processor product according to ITSEC assurance level E4. Novel aspects of the model are the need for defining integrity and confidentiality objectives on the hardware level without the operating system or application specification and security policy being given, and the utilization of an abstract function and data space. The security model consists of a system model given as a state transition automaton on infinite structures and the formalization of security objectives by means of properties of automaton behaviors. Validity of the security properties is proved. The paper compares the model with published ones and summarizes the lessons learned throughout the modeling process.</p>
Security, hardware, formal security models.

V. Lotz, G. H. Walter and V. Kessler, "A Formal Security Model for Microprocessor Hardware," in IEEE Transactions on Software Engineering, vol. 26, no. , pp. 702-712, 2000.
80 ms
(Ver 3.3 (11022016))