Issue No. 04 - October-December (2009 vol. 6)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TDSC.2008.15
Athanasios P. Kakarountas , University of Patras, Rion
Athanasios S. Milidonis , University of Patras, Rion
Harris E. Michail , University of Patras, Rion
Costas E. Goutis , University of Patras, Rion
Many cryptographic primitives that are used in cryptographic schemes and security protocols such as SET, PKI, IPSec, and VPNs utilize hash functions, which form a special family of cryptographic algorithms. Applications that use these security schemes are becoming very popular as time goes by and this means that some of these applications call for higher throughput either due to their rapid acceptance by the market or due to their nature. In this work, a new methodology is presented for achieving high operating frequency and throughput for the implementations of all widely used—and those expected to be used in the near future—hash functions such as MD-5, SHA-1, RIPEMD (all versions), SHA-256, SHA-384, SHA-512, and so forth. In the proposed methodology, five different techniques have been developed and combined with the finest way so as to achieve the maximum performance. Compared to conventional pipelined implementations of hash functions (in FPGAs), the proposed methodology can lead even to a 160 percent throughput increase.
Authentication, VLSI, security and privacy protection, security, integrity, protection.
Athanasios P. Kakarountas, Athanasios S. Milidonis, Harris E. Michail, Costas E. Goutis, "A Top-Down Design Methodology for Ultrahigh-Performance Hashing Cores", IEEE Transactions on Dependable and Secure Computing, vol. 6, no. , pp. 255-268, October-December 2009, doi:10.1109/TDSC.2008.15