Issue No. 01 - January (1988 vol. 10)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/34.3863
<p>An automatic wafer pattern inspection system has been developed that can detect defective patterns 6 mu m or larger in multilayered wafer patterns at a speed 30 times faster than that of a human inspector. The false-alarm rate is less than 0.5 occurrences/chip. This performance is achieved mainly by the use of a special comparison method between two adjacent patterns obtained through a single optical setup, and also by the use of digital design pattern data (CAD data). The main functions of the design pattern data are to specify the inspection area, to designate optimum parameters for inspection, and to separate defective portions into different layers, thereby facilitating the classification of the defects. All image processing is performed in one pass by a high-speed pipeline-structured image processor that can analyze an input image signal at a 7 MHz video rate.</p>
computer vision; defect detection; defect classification; picture processing; pattern recognition; automatic wafer inspection system; pipelined image processing techniques; defective patterns; multilayered wafer patterns; false-alarm rate; comparison method; digital design pattern data; CAD data; 6 micron; 7 MHz; circuit analysis computing; computer vision; computerised pattern recognition; computerised picture processing; fault location; inspection; integrated circuit testing; pipeline processing
Y. Taniguchi, M. Ejiri, Y. Ohuchi and H. Yoda, "An Automatic Wafer Inspection System Using Pipelined Image Processing Techniques," in IEEE Transactions on Pattern Analysis & Machine Intelligence, vol. 10, no. , pp. 4-16, 1988.