The Community for Technology Leaders
Green Image
Issue No. 12 - Dec. (2013 vol. 24)
ISSN: 1045-9219
pp: 2334-2343
Quan Chen , Shanghai Jiao Tong University quan chen, Shanghai
Minyi Guo , Shanghai Jiao Tong University, Shanghai
Zhiyi Huang , University of Otago, Dunedin
Modern multicore computers often adopt a multisocket multicore architecture with shared caches in each socket. However, traditional work-stealing schedulers tend to pollute the shared cache and incur more cache misses due to their random stealing. To relieve this problem, this paper proposes an Adaptive Cache-Aware Bi-tier work-stealing (A-CAB) scheduler. A-CAB improves the performance of memory-bound applications by reducing memory footprint and cache misses of tasks running inside the same CPU socket. A-CAB adaptively uses a DAG partitioner to divide an execution Directed Acyclic Graph (DAG) into the intersocket tier and the intrasocket tier. Tasks in the intersocket tier are scheduled across sockets while tasks in the intrasocket tier are scheduled within the same socket. Experimental results tell us that A-CAB can improve the performance of memory-bound applications up to 74.4 percent compared with the traditional work-stealing.
Cache memory, Multicore processing, Iterative methods, Instruction sets, Optimal scheduling

Q. Chen, M. Guo and Z. Huang, "Adaptive Cache Aware Bitier Work-Stealing in Multisocket Multicore Architectures," in IEEE Transactions on Parallel & Distributed Systems, vol. 24, no. 12, pp. 2334-2343, 2013.
177 ms
(Ver 3.3 (11022016))