The Community for Technology Leaders
Green Image
Issue No. 10 - Oct. (2013 vol. 24)
ISSN: 1045-9219
pp: 2109-2120
Kun-Chih Chen , National Taiwan University, Taipei
Shu-Yen Lin , National Taiwan University, Taipei
Hui-Shun Hung , National Taiwan University, Taipei
An-Yeu Andy Wu , National Taiwan University, Taipei
Three-dimensional network-on-chip (3D NoC) has been proposed to solve the complex on-chip communication issues in future 3D multicore systems. However, the thermal problems of 3D NoC are more serious than 2D NoC due to chip stacking. To keep the temperature below a certain thermal limit, the thermal emergent routers are usually throttled. Then, the topology of 3D NoC becomes a Nonstationary Irregular Mesh (NSI-Mesh). To ensure the successful packet delivery in the NSI-Mesh, some routing algorithms had been proposed in the previous works. However, the network still suffers from extremely traffic imbalance among lateral and vertical logic layer. In this paper, we propose a Topology Aware Adaptive Routing (TAAR) to balance the traffic load for NSI-Mesh in 3D NoC. TAAR has three routing modes, which can be dynamically adjusted based on the topology status of the routing path. In addition to increasing routing flexibility, the TAAR also increases both vertical and lateral path diversity to balance the traffic load. Compared with the related adaptive routing methods, the experimental results show that the proposed TAAR can reduce 19 to 295 percent traffic loads in the bottom logic layer and improve around 7.7 to 380 percent network throughput. According to our proposed VLSI architecture, the TAAR only needs less than 24.8 percent hardware overhead compared with the previous works.
Routing, Topology, Network topology, Telecommunication traffic, Nickel, System recovery, Complexity theory, transport layer assisted routing, Network-on-chip, 3D IC, 3D NoC

A. A. Wu, S. Lin, K. Chen and H. Hung, "Topology-Aware Adaptive Routing for Nonstationary Irregular Mesh in Throttled 3D NoC Systems," in IEEE Transactions on Parallel & Distributed Systems, vol. 24, no. , pp. 2109-2120, 2013.
96 ms
(Ver 3.3 (11022016))