The Community for Technology Leaders
RSS Icon
Issue No.04 - April (2013 vol.24)
pp: 767-777
Weichen Liu , Dept. of Comput. Sci. & Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong, China
Yu Wang , Dept. of Electron. Eng., Tsinghua Univ., Beijing, China
Xuan Wang , Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China
Jiang Xu , Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China
Huazhong Yang , Dept. of Electron. Eng., Tsinghua Univ., Beijing, China
Reducing feature sizes and power supply voltage allows integrating more processing units (PUs) on multiprocessor system on chip (MPSoC) to satisfy the increasing demands of applications. However, it also makes MPSoC more susceptible to various reliability threats, such as high temperature and power/ground (P/G) noise. As the scale and complexity of MPSoC continuously increase, monitoring and mitigating reliability threats at runtime could offer better performance, scalability, and flexibility for MPSoC designs. In this paper, we propose a systematic approach, on-chip sensor network (SENoC), to collaboratively predict, detect, report, and alleviate runtime threats in MPSoC. SENoC not only detects reliability threats and shares related information among PUs, but also plans and coordinates the reactions of related PUs in MPSoC. SENoC is used to alleviate the impacts of simultaneous switching noise in MPSoC's P/G network during power gating. Based on the detailed noise behaviors under different scenarios derived by our circuit-level MPSoC P/G noise simulation and analysis platform, simulation results show that SENoC helps to achieve on average 26.2 percent performance improvement compared with the traditional stop-go method with 1.4 percent area overhead in an 8*8-core MPSoC in 45 nm. An architecture-level cycle-accurate simulator based on SystemC is implemented to study the performance of the proposed SENoC. By applying sophisticated scheduling techniques to optimize the total system performance, a higher performance improvement of 43.5 percent is achieved for a set of real-life applications.
power aware computing, circuit simulation, distributed sensors, integrated circuit design, integrated circuit noise, integrated circuit reliability, multiprocessing systems, network-on-chip, performance evaluation, total system performance optimization, on-chip sensor network, power gating-induced power-ground noise management, multiprocessor system on chip, feature size reduction, power supply voltage, processing units, MPSoC complexity, reliability threat mitigation, reliability threat monitoring, MPSoC design performance, MPSoC design scalability, MPSoC design flexibility, SENoC, reliability threat detection, information sharing, PUs, simultaneous switching noise impacts, P/G network, noise behaviors, circuit-level MPSoC P/G noise simulation, performance improvement, architecture-level cycle-accurate simulator, SystemC, Noise, Nickel, System-on-a-chip, Reliability, Switches, Integrated circuit modeling, Logic gates, system on chip, Sensor network, reliability, dynamic control, low-power, noise, power grid
Weichen Liu, Yu Wang, Xuan Wang, Jiang Xu, Huazhong Yang, "On-Chip Sensor Network for Efficient Management of Power Gating-Induced Power/Ground Noise in Multiprocessor System on Chip", IEEE Transactions on Parallel & Distributed Systems, vol.24, no. 4, pp. 767-777, April 2013, doi:10.1109/TPDS.2012.193
[1] S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar, "An 80-Tile Sub-100-w Teraflops Processor in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 29-41, Jan. 2008.
[2] S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook, "Tile64 - Processor: A 64-core Soc with Mesh Interconnect," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC '08), pp. 88-598, 2008.
[3] S. Borkar, "Thousand Core Chips: A Technology Perspective," Proc. 44th Ann. Design Automation Conf. (DAC '07), pp. 746-749, 2007.
[4] F. Mohamood, M. Healy, S.K. Lim, and H.-H. Lee, "Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling," Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC '07), pp. 786-791, 2007.
[5] M. Healy, F. Mohamood, H.-H.S. Lee, and S.K. Lim, "A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design," Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC '08), pp. 611-616, 2008.
[6] H. Jiang, M. Marek-Sadowska, and S. Nassif, "Benefits and Costs of Power-Gating Technique," Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors (ICCD '05), pp. 559-566, Oct. 2005.
[7] Y. Wang, J. Xu, S. Huang, W. Liu, and H. Yang, "A Case Study of On-Chip Sensor Network in Multiprocessor System-On-Chip," CASES '09: Proc. Int'l Conf. Compilers, Architecture, and Synthesis for Embedded Systems, pp. 241-250, 2009.
[8] K. Shi and D. Howard, "Challenges in Sleep Transistor Design and Implementation in Low-Power Designs," Proc. 43rd ACM/IEEE Design Automation Conf., 2006.
[9] S. Kim, S. Kosonocky, and D. Knebel, "Understanding and Minimizing Ground Bounce during Mode Transition of Power Gating Structures," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '03), pp. 22-25, 2003.
[10] S. Kim, S. Kosonocky, D. Knebel, K. Stawiasz, D. Heidel, and M. Immediato, "Minimizing Inductive Noise in System-on-a-Chip with Multiple Power Gating Structures," Proc. 29th European Solid-State Circuits Conf. (ESSCIRC '03), pp. 635-638, 2003,
[11] K. He, R. Luo, and Y. Wang, "A Power Gating Scheme for Ground Bounce Reduction during Mode Transition," Proc. 25th Int'l Conf. Computer Design (ICCD '07), pp. 388-394, 2007.
[12] M. Gupta, J. Oatley, R. Joseph, G.-Y. Wei, and D. Brooks, "Understanding Voltage Variations in Chip Multiprocessors Using a Distributed Power-Delivery Network," Proc. Design, Automation Test in Europe Conf. Exhibition (DATE '07), pp. 1-6, Apr. 2007.
[13] V. Reddi, M. Gupta, G. Holloway, M. Smith, G.-Y. Wei, and D. Brooks, "Predicting Voltage Droops Using Recurring Program and Microarchitectural Event Activity," IEEE Micro, vol. 30, no. 1, p. 110, Jan./Feb. 2010.
[14] J. Gu, H. Eom, and C. Kim, "A Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping," Proc. IEEE Symp. VLSI Circuits, pp. 126-127, 2007.
[15] M. Powell and T. Vijaykumar, "Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage," Proc. 30th Ann. Int'l Symp. Computer Architecture, pp. 72-83, June 2003.
[16] M. Powell and T. Vijaykumar, "Exploiting Resonant Behavior to Reduce Inductive Noise," Proc. 31st Ann. Int'l Symp. Computer Architecture, pp. 288-299, June 2004.
[17] H. Jiang and M. Marek-Sadowska, "Power Gating Scheduling for Power/Ground Noise Reduction," Proc. 45th ACM/IEEE Design Automation Conf. (DAC '08), pp. 980-985, 2008.
[18] H. Jiang and M. Marek-Sadowska, "Power-Gating Aware Floorplanning," Proc. Eighth Int'l Symp. Quality Electronic Design (ISQED '07), pp. 853-860, 2007.
[19] D. Ernst, N.S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," Proc. 36th Ann. IEEE/ACM Int'l Symp. Microarchitecture, pp. 7-18, Dec. 2003.
[20] D. Ernst, S. Das, S. Lee, D. Blaauw, T. Austin, T. Mudge, N.S. Kim, and K. Flautner, "Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation," IEEE Micro, vol. 24, no. 6, pp. 10-20, Nov.-Dec. 2004.
[21] M. Nicolaidis, "Design for Soft Error Mitigation," IEEE Trans. Device and Materials Reliability, vol. 5, no. 3, pp. 405-418, Sept. 2005.
[22] W. Liu, J. Xu, X. Wang, Y. Wang, W. Zhang, Y. Ye, X. Wu, M. Nikdast, and Z. Wang, "A Hardware-Software Collaborated Method for Soft-Error Tolerant Mpsoc," Proc. IEEE CS Ann. Symp. VLSI, pp. 260-265, July 2011.
[23] V. Petrescu, M. Pelgrom, H. Veendrick, P. Pavithran, and J. Wieling, "Monitors for a Signal Integrity Measurement System," Proc. 32nd European Solid-State Circuits Conf. (ESSCIRC '06), pp. 122-125, 2006.
[24] C. Poirier, R. McGowen, C. Bostak, and S. Naffziger, "Power and Temperature Control on a 90nm Itanium Reg;-Family Processor," Proc. IEEE Int'l Solid-State Circuits Conf., vol. 1, pp. 304-305, 2005.
[25] R. McGowen, C. Poirier, C. Bostak, J. Ignowski, M. Millican, W. Parks, and S. Naffziger, "Power and Temperature Control on a 90-nm Itanium Family Processor," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 229-237, Jan. 2006.
[26] K. Sohn, N. Cho, H. Kim, K. Kim, H.-S. Mo, Y.-H. Suh, H.-G. Byun, and H.-J. Yoo, "An Autonomous SRAM with On-Chip Sensors in an 80nm Double Stacked Cell Technology," Proc. Symp. VLSI Circuits, pp. 232-235. 2005,
[27] K. Sohn, H.-S. Mo, Y.-H. Suh, H.-G. Byun, and H.-J. Yoo, "An Autonomous SRAM with On-Chip Sensors in an 80-nm Double Stacked Cell Technology," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 823-830, Apr. 2006.
[28] N. Pandit, Z. Kalbarczyk, and R. Iyer, "Effectiveness of Machine Checks for Error Diagnostics," Proc. IEEE/IFIP Int'l Conf. Dependable Systems Networks (DSN '09), pp. 578-583, July 2009.
[29] C. Chan, Y. Chang, H. Ho, and H. Chiueh, "A Thermal-Aware Power Management Soft-IP for Platform-Based SoC Designs," Proc. Int'l Symp. System-on-Chip, pp. 181-184, 2004.
[30] A.W. Yin, L. Guang, P. Liljeberg, P. Rantala, E. Nigussie, J. Isoaho, and H. Tenhunen, "Hierarchical Agent Architecture for Scalable Noc Design with Online Monitoring Services," Proc. First Int'l Workshop Network on Chip Architectures, 2008.
[31] C. Ciordas, T. Basten, A. Radulescu, K. Goossens, and J. Meerbergen, "An Event-Based Network-On-Chip Monitoring Service," Proc. Ninth IEEE Int'l High-Level Design Validation and Test Workshop, pp. 149-154, 2004.
[32] C. Ciordas, K. Goossens, A. Radulescu, and T. Basten, "NoC Monitoring: Impact on the Design Flow," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '06), 2006.
[33] Y. Xu, W. Liu, Y. Wang, J. Xu, X. Chen, and H. Yang, "On-Line Mpsoc Scheduling Considering Power Gating Induced Power/Ground Noise," Proc. IEEE CS Ann. Symp. VLSI, pp. 109-114, 2009.
[34] W. Zhao and Y. Cao, "New Generation of Predictive Technology Model for sub-45 nm Early Design Exploration," IEEE Trans. Electron Devices, vol. 53, no. 11, pp. 2816-2823, Nov. 2006.
[35] Nangate Open Cell Library, http:/, 2012.
[36] S. Pant and E. Chiprout, "Power Grid Physics and Implications for Cad," Proc. 43rd ACM/IEEE Design Automation Conf., pp. 199-204, 2006.
[37] A. Balijepalli, S. Sinha, and Y. Cao, "Compact Modeling of Carbon Nanotube Transistor for Early Stage Process-Design Exploration," Proc. ACM/IEEE Int'l Symp. Low Power Electronics and Design (ISLPED), pp. 2-7, Aug. 2007.
[38] S. Kim, S. Kosonocky, D. Knebel, K. Stawiasz, and M. Papaefthymiou, "A Multi-Mode Power Gating Structure for Low-Voltage Deep-Submicron CMOS ICs," IEEE Trans. Circuits and Systems II: Express Briefs, vol. 54, no. 7, pp. 586-590, July 2007.
[39] W. Liu, M. Yuan, X. He, Z. Gu, and X. Liu, "Efficient Sat-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization," RTSS '08: Proc. Real-Time Systems Symp., pp. 492-504, 2008.
[40] W. El-Essawy and D. Albonesi, "Mitigating Inductive Noise in SMT Processors," Proc. Int'l Symp. Low Power Electronics and Design, pp. 332-337, Aug. 2004.
[41] W. Liu, Z. Gu, J. Xu, X. Wu, and Y. Ye, "Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems," IEEE Trans. Parallel and Distributed Systems, vol. 22, no. 8, pp. 1382-1389, Aug. 2011.
[42] K.-i. Kawasaki, T. Shiota, K. Nakayama, and A. Inoue, "A Sub-Us Wake-Up Time Power Gating Technique with Bypass Power Line for Rush Current Support," Proc. IEEE Symp. VLSI Circuits, pp. 146-147, June 2008.
[43] NS2, http://nsnam.isi.edunsnam, 2012.
[44] SystemC, http:/, 2012.
[45] W. Liu, J. Xu, X. Wu, Y. Ye, X. Wang, W. Zhang, M. Nikdast, and Z. Wang, "A Noc Traffic Suite Based on Real Applications," Proc. IEEE CS Ann. Symp. VLSI, pp. 66-71, July 2011.
17 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool