The Community for Technology Leaders
Green Image
<p><b>Abstract</b>—We propose an organization for the on-chip memory system of a chip multiprocessor in which 16 processors share a 16-Mbyte pool of 64 level-2 (L2) cache banks. The L2 cache is organized as a nonuniform cache architecture (NUCA) array with a switched network embedded in it for high performance. We show that this organization can support a spectrum of degrees of sharing: <it>unshared</it>, in which each processor owns a private portion of the cache, thus reducing hit latency, and <it>completely shared</it>, in which every processor shares the entire cache, thus minimizing misses, and every point in between. We measure the optimal degree of sharing for different cache bank mapping policies and also evaluate a per-application cache partitioning strategy. We conclude that a static NUCA organization with sharing degrees of 2 or 4 works best across a suite of commercial and scientific parallel workloads. We demonstrate that migratory dynamic NUCA approaches improve performance significantly for a subset of the workloads at the cost of increased complexity, especially as per-application cache partitioning strategies are applied. We also evaluate the energy efficiency of each design point in terms of network traffic, bank accesses, and external memory accesses.</p>
Multiprocessor systems, cache memories, adaptable architectures.
Doug Burger, Jaehyuk Huh, Changkyu Kim, Hazim Shafi, Stephen W. Keckler, Lixin Zhang, "A NUCA Substrate for Flexible CMP Cache Sharing", IEEE Transactions on Parallel & Distributed Systems, vol. 18, no. , pp. 1028-1040, August 2007, doi:10.1109/TPDS.2007.1091
88 ms
(Ver 3.3 (11022016))