The Community for Technology Leaders
Green Image
<p><b>Abstract</b>—Efficient implementation of block ciphers is critical toward achieving both high security and high-speed processing. Numerous block ciphers have been proposed and implemented, using a wide and varied range of functional operations. Existing architectures such as microcontrollers do not provide this broad range of support. Therefore, we will present a hardware architecture that achieves efficient block cipher implementation while maintaining flexibility through reconfiguration. In an effort to achieve such a hardware architecture, a study of a wide range of block ciphers was undertaken to develop an understanding of the functional requirements of each algorithm. This study led to the development of COBRA, a reconfigurable architecture for the efficient implementation of block ciphers. A detailed discussion of the top-level architecture, interconnection scheme, and underlying elements of the architecture will be provided. System configuration and on-the-fly reconfiguration will be analyzed, and from this analysis, it will be demonstrated that the COBRA architecture satisfies the requirements for achieving efficient implementation of a wide range of block ciphers that meet the 622 Mbps ATM network encryption throughput requirement.</p>
Cryptography, algorithm-agility, FPGA, block cipher, VHDL.

C. Paar and A. J. Elbirt, "An Instruction-Level Distributed Processor for Symmetric-Key Cryptography," in IEEE Transactions on Parallel & Distributed Systems, vol. 16, no. , pp. 468-480, 2005.
92 ms
(Ver 3.3 (11022016))