Issue No. 02 - February (2005 vol. 16)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TPDS.2005.23
Antonio Gonz?lez , IEEE Computer Society
Jos? Duato , IEEE
<p><b>Abstract</b>—Clustering is an effective microarchitectural technique for reducing the impact of wire delays, the complexity, and the power requirements of microprocessors. In this work, we investigate the design of on-chip interconnection networks for clustered superscalar microarchitectures. This new class of interconnects has demands and characteristics different from traditional multiprocessor networks. In particular, in a clustered microarchitecture, a low intercluster communication latency is essential for high performance. We propose some point-to-point cluster interconnects and new improved instruction steering schemes. The results show that these point-to-point interconnects achieve much better performance than bus-based ones, and that the connectivity of the network together with effective steering schemes are key for high performance. We also show that these interconnects can be built with simple hardware and achieve a performance close to that of an idealized contention-free model.</p>
Clustered microarchitecture, intercluster communication, on-chip interconnects, instruction steering, complexity.
J. Sahuquillo, A. Gonz?lez, J. Duato and J. Parcerisa, "On-Chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures," in IEEE Transactions on Parallel & Distributed Systems, vol. 16, no. , pp. 130-144, 2005.