Issue No. 06 - June (2004 vol. 15)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TPDS.2004.7
David Mulvaney , IEEE
<p><b>Abstract</b>—Logic density increases have made feasible the implementation of multiprocessor systems able to meet the intensive data processing demands of highly concurrent systems. This paper describes the research and hardware implementation of a high-performance parallel multicompressor chip. A detailed investigation into the performances of alternative input and output routing strategies for realistic data sets demonstrate that the design of parallel compression devices involves important trade offs that affect compression performance, latency, and throughput. The most promising approach is implemented into FPGA hardware and is shown to provide a scalable compression solution at throughputs able to cope with the demands of modern high-bandwidth applications.</p>
Lossless data compression, X-MatchProRli, Multiple Compressors, FPGA.
Mark Milward, Jos? Luis N?, David Mulvaney, "Design and Implementation of a Lossless Parallel High-Speed Data Compression System", IEEE Transactions on Parallel & Distributed Systems, vol. 15, no. , pp. 481-490, June 2004, doi:10.1109/TPDS.2004.7