Issue No. 08 - August (1996 vol. 7)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/71.532113
<p><b>Abstract</b>—In this paper, we consider the design of high performance SIMD architectures. We examine three mechanisms by which the performance of this class of machines may be improved, and which have been largely unexplored by the SIMD community. The mechanisms are pipelined instruction broadcast, pipelining of the PE architecture, and the introduction of a novel memory hierarchy in the PE address space which we denote the direct only data cache, (dod-cache). For each of the performance improvements, we develop analytical models of the potential speedup, and apply those models to real program traces obtained on a MasPar MP-2 system. In addition, we consider the impact of all improvements taken together.</p>
SIMD, pipelining, caches, MasPar, data parallel.
D. E. Schimmel and J. D. Allen, "Issues in the Design of High Performance SIMD Architectures," in IEEE Transactions on Parallel & Distributed Systems, vol. 7, no. , pp. 818-829, 1996.