The Community for Technology Leaders
Green Image
<p><it>Abstract—</it>A cross-bridge reconfigurable array of processors is a parallel processing system which has the ability to change dynamically the supported interconnection scheme during the execution of an algorithm. Based on this architecture, several <math><tmath>$O(1)$</tmath></math> time basic operations such as the transpose, the untranspose, the shift, the unshift and the prefix sum of a binary sequence are first proposed. Then, these basic operations can be used to find the <math><tmath>$k$</tmath></math>th smallest element of <math><tmath>$N$</tmath></math><math><tmath>$m$</tmath></math> bits unsigned integers in <math><tmath>$O(m)$</tmath></math> time using <math><tmath>$N$</tmath></math> processors and to sort <math><tmath>$N$</tmath></math> data items in <math><tmath>$O(1)$</tmath></math> time using <math><tmath>$O(N^{{5}\over{3}})$</tmath></math> processors instead of using <math><tmath>$O(N^2)$</tmath></math> processors as those proposed by other researchers [<ref type="bib" rid="D05542">2</ref>], [<ref type="bib" rid="D05544">4</ref>], [<ref type="bib" rid="D05548">8</ref>], [<ref type="bib" rid="D055412">12</ref>], [<ref type="bib" rid="D055417">17</ref>], respectively.</p><p><it>Index Terms—</it>Prefix sum, selection, sort, parallel algorithms, cross-bridge, reconfigurable bus, reconfigurable array of processors.</p>

S. Horng, Y. Wang, T. Kao and H. Tsai, "Designing Efficient Parallel Algorithms on CRAP," in IEEE Transactions on Parallel & Distributed Systems, vol. 6, no. , pp. 554-560, 1995.
81 ms
(Ver 3.3 (11022016))