The Community for Technology Leaders
Green Image
Issue No. 06 - June (1993 vol. 4)
ISSN: 1045-9219
pp: 601-612
<p>A mesh-connected single-input multiple-data (SIMD) architecture called a sliding memory plane (SliM) array processor is proposed. Differing from existing mesh-connected SIMD architectures, SliM has several salient features such as a sliding memory plane that provides inter-PE communication during computation. Two I/O planes provide an I/O overlapping capability. Thus, inter-PE communication and I/O overhead can be overlapped with computation. Inter-PE communication time is invisible in most image processing tasks because the computation time is larger than the communication time on SliM. The ability to overlap inter-PE communication with computation, regardless of window size and shape and without using a coprocessor or an on-chip DMA controller is unique to SliM.</p>
Index Termssliding memory; plane array processor; mesh-connected; single-input multiple-data; SliM; image processing; image processing; parallel architectures
J.K. Aggarwal, M.H. Sunwoo, "A Sliding Memory Plane Array Processor", IEEE Transactions on Parallel & Distributed Systems, vol. 4, no. , pp. 601-612, June 1993, doi:10.1109/71.242162
81 ms
(Ver 3.3 (11022016))