Issue No. 01 - January (1993 vol. 4)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/71.205652
<p>The fundamental premise behind the DASH project is that it is feasible to build large-scale shared-memory multiprocessors with hardware cache coherence. The hardware overhead of directory-based cache coherence in a 48-processor is examined. The data show that the overhead is only about 10-15%, which appears to be a small cost for the ease of programming offered by coherent caches and the potential for higher performance. The performance of the system is discussed, and the speedups obtained by a variety of parallel applications running on the prototype are shown. Using a sophisticated hardware performance monitor, the effectiveness of coherent caches and the relationship between an application's reference behavior and its speedup are characterized. The optimizations incorporated in the DASH protocol are evaluated in terms of their effectiveness on parallel applications and on atomic tests that stress the memory system.</p>
Index TermsDASH project; large-scale shared-memory multiprocessors; directory-based cachecoherence; coherent caches; hardware performance monitor; reference behavior; DASHprotocol; atomic tests; buffer storage; parallel programming; performance evaluation;shared memory systems; storage management
J. Hennessy et al., "The DASH Prototype: Logic Overhead and Performance," in IEEE Transactions on Parallel & Distributed Systems, vol. 4, no. , pp. 41-61, 1993.