Issue No. 01 - January (1993 vol. 4)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/71.205650
<p>The design and implementation of symmetric crossbar arbiters are addressed. Severalarbiter designs are compared based on simulations of a multistage interconnectionnetwork. These simulations demonstrate the influence of the switch arbitration policy onnetwork throughput, average latency, and worst-case latency. It is shown that somenatural designs result in poor system performance and/or slow implementations. Twoefficient arbiter implementations are proposed. Based on network simulations, VLSIimplementation, and circuit simulation, it is shown that these arbiters achieve nearlyoptimal system performance without becoming the critical path that limits the systemclock.</p>
Index TermsVLSI communication switches; symmetric crossbar arbiters; multistage interconnectionnetwork; switch arbitration policy; worst-case latency; network simulations; circuitsimulation; critical path; system clock; circuit analysis computing; multiprocessorinterconnection networks; performance evaluation; VLSI
H. Chi and Y. Tamir, "Symmetric Crossbar Arbiters for VLSI Communication Switches," in IEEE Transactions on Parallel & Distributed Systems, vol. 4, no. , pp. 13-27, 1993.