Issue No.03 - May (1992 vol.3)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/71.139202
A large scale, cache-based multiprocessor that is interconnected by a hierarchical network such as hierarchical buses or a multistage interconnection network (MIN) is considered. An adaptive cache coherence scheme for the system is proposed based on a hardware approach that handles multiple shared reads efficiently. The new protocol allows multiple copies of a shared data block in the hierarchical network, but minimizes the cache coherence overhead by dynamically partitioning the network into sharing and nonsharing regions based on program behavior. The new cache coherence scheme effectively utilizes the bandwidth of the hierarchical networks and exploits the locality properties of parallel algorithms. Simulation experiments have been carried out to analyze the performance of the new protocol. The simulation results show that the new protocol gives 15% to 30% performance improvement over some existing cache coherence schemes on similar systems for a wide range of workload parameters.
Index Termsadaptive cache coherence protocol; cache-based multiprocessor; hierarchical network;multistage interconnection network; cache coherence scheme; buffer storage; memoryarchitecture; multiprocessor interconnection networks; protocols
Q. Yang, G. Thangadurai, L.M. Bhuyan, "Design of an Adaptive Cache Coherence Protocol for Large Scale Multiprocessors", IEEE Transactions on Parallel & Distributed Systems, vol.3, no. 3, pp. 281-293, May 1992, doi:10.1109/71.139202