Issue No. 02 - April (1990 vol. 1)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/71.80134
<p>The problem of recovering from processor transient faults in shared memory multiprocessor systems is examined. A user-transparent checkpointing and recovery scheme using private caches is presented. Processes can recover from errors due to faulty processors by restarting from the checkpointed computation state. Implementation techniques using checkpoint identifiers and recovery stacks are examined as a means of reducing performance degradation in processor utilization during normal execution. This cache-based checkpointing technique prevents rollback propagation, provides rapid recovery, and can be integrated into standard cache coherence protocols. An analytical model is used to estimate the relative performance of the scheme during normal execution. Extensions to take error latency into account are presented.</p>
Index Termsfault tolerance; shared memory multiprocessors; private caches; processor transient faults; user-transparent checkpointing; checkpointed computation state; recovery stacks; performance degradation; processor utilization; rollback propagation; rapidrecovery; cache coherence protocols; error latency; buffer storage; fault tolerant computing; multiprocessing systems; multiprocessor interconnection networks; system recovery
J. Patel, W. Fuchs and K. Wu, "Error Recovery in Shared Memory Multiprocessors Using Private Caches," in IEEE Transactions on Parallel & Distributed Systems, vol. 1, no. , pp. 231-240, 1990.