The Community for Technology Leaders
RSS Icon
Issue No.12 - Dec. (2013 vol.62)
pp: 2489-2502
Cristiana Bolchini , Politecnico di Milano, Milano
Antonio Miele , Politecnico di Milano, Milano
This paper proposes a design methodology that enhances the classical system-level design flow for embedded systems to introduce reliability-awareness. The mapping and scheduling step is extended to support the application of hardening techniques to fulfill the required fault management properties that the final system must exhibit; moreover, the methodology allows the designer to specify that only some parts of the systems need to be hardened against faults. The reference architecture is a complex distributed one, constituted by resources with different characteristics in terms of performance and available fault detection/tolerance mechanisms. The approach is evaluated and compared against the most recent and relevant work, with an in-depth analysis on a large set of benchmarks.
Fault tolerance, Fault tolerant systems, Embedded systems, Computer architecture, Event detection, Reliability engineering,mapping and scheduling, Reliability, soft errors, system-level synthesis, design space exploration
Cristiana Bolchini, Antonio Miele, "Reliability-Driven System-Level Synthesis for Mixed-Critical Embedded Systems", IEEE Transactions on Computers, vol.62, no. 12, pp. 2489-2502, Dec. 2013, doi:10.1109/TC.2012.226
[1] A. Avizienis and J.-C. Laprie, "Dependable Computing: From Concepts to Design Diversity," Proc. IEEE, vol. 74, no. 5, pp. 629-638, May 1986.
[2] C. Constantinescu, "Trends and Challenges in VLSI Circuit Reliability," IEEE Micro, vol. 23, no. 4, pp. 14-19, July/Aug. 2003.
[3] E. Normand, "Single Event Upset at Ground Level," IEEE Trans. Nuclear Science, vol. 43, no. 6, pp. 2742-2750, Dec. 1996.
[4] "Advanced Control Systems for Airbus A380," http:/, 2013.
[5] Freescale "MPC564xL Processor Family," http://www. doc/fact_sheetMPC5643LLPRDFS.pdf , 2013.
[6] Texas Instruments, "Overview of Hercules ARM Safety MCUs," sectionId=95&tabId= 2835&familyId=1931 , 2013.
[7] D.K. Pradhan, Fault-Tolerant Computing: Theory and Techniques. Prentice Hall, 1986.
[8] N. Kandasamy, J.P. Hayes, and B.T. Murray, "Transparent Recovery from Intermittent Faults in Time-Triggered Distributed Systems," IEEE Trans. Computers, vol. 52, no. 2, pp. 113-125, Feb. 2003.
[9] M. Rebaudengo, M.S. Reorda, M. Torchiano, and M. Violante, "Soft-Error Detection through Software Fault-Tolerance Techniques," Proc. IEEE Int'l Symp. Defect Fault Tolerance in VLSI Systems, pp. 210-218, 1999.
[10] B. Dave and N. Jha, "COFTA: Hardware-Software Co-Synthesis of Heterogeneous Distributed Embedded Systems for Low Overhead Fault Tolerance," IEEE Trans. Computers, vol. 48, no. 4, pp. 417-441, Apr. 1999.
[11] Y. Xie, L. Li, M. Kandemir, N. Vijaykrishnan, and M.J. Irwin, "Reliability-Aware Co-Synthesis for Embedded Systems," J. VLSI Signal Processing Systems, vol. 49, no. 1, pp. 87-99, 2007.
[12] P. Wells, K. Chakraborty, and G. Sohi, "Mixed-Mode Multicore Reliability," Proc. Int'l Conf. Architectural support for Programming Languages and Operating Systems, pp. 169-180, 2009.
[13] M. Baleani, A. Ferrari, L. Mangeruca, A. Sangiovanni-Vincentelli, M. Peri, and S. Pezzini, "Fault-Tolerant Platforms for Automotive Safety-Critical Applications," Proc. Int'l Conf. Compilers, Architecture and Synthesis for Embedded Systems, pp. 170-177, 2003.
[14] P. Pop, V. Izosimov, P. Eles, and Z. Peng, "Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems with Checkpointing and Replication," IEEE Trans. Very Large Scale Integration Systems, vol. 17, no. 3, pp. 389-402, Mar. 2009.
[15] A. Jhumka, S. Klaus, and S. Huss, "A Dependability-Driven System-Level Design Approach for Embedded Systems," Proc. Conf. Design, Automation and Test in Europe, pp. 372-377, 2005.
[16] T. Streichert, M. Glaß, C. Haubelt, and J. Teich, "Design Space Exploration of Reliable Networked Embedded Systems," J. System Architecture, vol. 53, pp. 751-763, Oct. 2007.
[17] C. Pinello, L. Carloni, and A. Sangiovanni-Vincentelli, "Fault-Tolerant Distributed Deployment of Embedded Control Software," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 5, pp. 906-919, May 2008.
[18] V. Izosimov, P. Pop, P. Eles, and Z. Peng, "Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-Offs for Distributed Embedded Systems," Proc. Conf. Design Automation and Test in Europe, pp. 706-711, 2006.
[19] C. Bolchini and A. Miele, "Reliability-Driven System-Level Synthesis of Embedded Systems," Proc. Int'l Symp. Defect Fault Tolerance in VLSI Systems, pp. 35-43, 2010.
[20] P. Pop, "Analysis and Synthesis of Communication-Intensive Heterogeneous Real-Time Systems," PhD dissertation, Linköping Univ., 2003.
[21] National Instruments, "FlexRay Automotive Communication Bus Overview,", 2009.
[22] TTTech Computertechnik AG, "TTEthernet: Deterministic Ethernet Network," www.tttech.comttethernet, 2013.
[23] W.H. Wolf, "Hardware-Software Codesign of Embedded Systems," Proc. IEEE, vol. 82, no. 7, pp. 965-989, July 1994.
[24] C. Ferdinand et al., "Reliable and Precise WCET Determination for a Real-Life Processor," Proc. Int'l Workshop Embedded Software, pp. 469-485, 2001.
[25] M. Lattuada and F. Ferrandi, "Performance Modeling of Embedded Applications with Zero Architectural Knowledge," Proc. IEEE/ACM/IFIP Int'l Conf. Hardware/Software Codesign and System Synthesis, pp. 277-286, 2010.
[26] AUTOSAR "Homepage," http:/www., 2013.
[27] M. Glaß, M. Lukasiewycz, T. Streicherto, C. Haubelt, and J. Teich, "Reliability-Aware System Synthesis," Proc. Conf. Design Automation and Test in Europe, pp. 409-414, 2007.
[28] F. Reimann, M. Glaß, M. Lukasiewycz, J. Keinert, C. Haubelt, and J. Teich, "Symbolic Voter Placement for Dependability-Aware System Synthesis," Proc. IEEE/ACM/IFIP Sixth Int'l Conf. Hardware/Software Codesign and System Synthesis, pp. 237-242, 2008.
[29] V. Izosimov, I. Polian, P. Pop, P. Eles, and Z. Peng, "Analysis and Optimization of Fault-Tolerant Embedded Systems with Hardened Processors," Proc. Conf. Design Automation and Test in Europe, pp. 682-687, 2009.
[30] A. Lifa, P. Eles, Z. Peng, and V. Izosimov, "Hardware/Software Optimization of Error Detection Implementation for Real-Time Embedded Systems," Proc. IEEE/ACM/IFIP Int'l Conf. Hardware/Sofware Codesign and System Synthesis, pp. 41-50, 2010.
[31] J. Huang, J. Blech, A. Raabe, C. Buckl, and A. Knoll, "Analysis and Optimization of Fault-Tolerant Task Scheduling on Multiprocessor Embedded Systems," Proc. Ninth Int'l Conf. Hardware/Software Codesign and System Synthesis, pp. 247-256, 2011.
[32] A. Israr and S. Huss, "Specification and Design Considerations for Reliable Embedded Systems," Proc. Conf. Design Automation and Test in Europe, pp. 1111-1116, 2008.
[33] V. Izosimov, "Scheduling and Optimization of Fault-Tolerant Distributed Embedded Systems," PhD dissertation, Linköping Univ., 2009.
[34] C. Bolchini, A. Miele, and C. Pilato, "Combined Architecture and Hardening Techniques Exploration for Reliable Embedded System Design," Proc. Great Lakes Symp. VLSI, pp. 301-306, 2011.
[35] C. Bolchini, L. Pomante, F. Salice, and D. Sciuto, "Reliability Properties Assessment at System Level: A Co-Design Framework," Proc. Int'l On-Line Testing Workshop, pp. 165-171, 2001.
[36] A. Hoyland and M. Rausand, System Reliability Theory. John Wiley & Sons, 1994.
[37] D.E. Goldberg, Genetic Algorithms in Search Optimization and Machine Learning. Addison-Wesley, 1989.
[38] C. Pilato, D. Loiacono, F. Ferrandi, P.L. Lanzi, and D. Sciuto, "High-Level Synthesis with Multi-Objective Genetic Algorithm: A Comparative Encoding Analysis," Proc. IEEE Congress Evolutionary Computation, pp. 3334-3341, 2008.
[39] C. Bolchini, P. Lanzi, and A. Miele, "A Multi-Objective Genetic Algorithm Framework for Design Space Exploration of Reliable FPGA-Based Systems," Proc. Congress Evolutionary Computation, pp. 1-8, 2010.
[40] "GAlib,", 2007.
[41] N. Kandasamy, J.P. Hayes, and B.T. Murray, "Dependable Communication Synthesis for Distributed Embedded Systems," Reliability Eng. & System Safety, vol. 89, no. 1, pp. 81-92, 2005.
33 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool