The Community for Technology Leaders
RSS Icon
Issue No.10 - Oct. (2013 vol.62)
pp: 2083-2095
Qi Wu , Rensselaer Polytechnic Institute, Troy
Fei Sun , Marvell Technology Group Ltd., Santa Clara
Wei Xu , Marvell Technology Group Ltd., Santa Clara
Tong Zhang , Rensselaer Polytechnic Institute, Troy
This paper advocates a time-aware design methodology for using multilevel per cell (MLC) phase-change memory (PCM) in data storage systems such as solid-state disk and disk cache. It is well known that phase-change material resistance drift gradually reduces memory device noise margin and degrades the raw storage reliability. Intuitively, due to the time-dependent nature of resistance drift, if we can dynamically adjust storage system operations adaptive to the time and, hence, memory cell resistance drift, we may improve various PCM-based data storage system performance metrics. Under such an intuitive time-aware system design concept, we propose three specific design techniques, including time-aware variable-strength error correction code (ECC) decoding, time-aware partial rewrite, and time-aware read-&-refresh. Since PCM-based data storage systems have to use powerful ECC whose decoding can be energy-hungry, the first technique aims to minimize the ECC decoding energy consumption. The second technique improves the data retention limit when using partial rewrite in MLC PCM, and the third technique can further improve the efficiency of time-aware variable-strength ECC decoding. Using hypothetical 2-bit/cell PCM with device parameters from recent device research as a test vehicle, we carry out mathematical analysis and trace-based simulations, which show that these techniques can improve the data retention limit by few orders of magnitude, and enable up to 97 and 79 percent energy savings for PCM-based solid-state disk and PCM-based disk cache.
Phase change materials, Resistance, Decoding, Error correction codes, Sensors, Energy consumption, Reliability, resistance drift, Phase change memory, MLC, ECC
Qi Wu, Fei Sun, Wei Xu, Tong Zhang, "Using Multilevel Phase Change Memory to Build Data Storage: A Time-Aware System Design Perspective", IEEE Transactions on Computers, vol.62, no. 10, pp. 2083-2095, Oct. 2013, doi:10.1109/TC.2012.128
[1] F. Bedeschi et al., "A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 217-227, Jan. 2009.
[2] R. Bez, "Chalcogenide PCM: A Memory Technology for Next Decade," Proc. IEEE Int'l Electron Devices Meeting (IEDM), Dec. 2009.
[3] S. Raoux et al., "Phase-Change Random Access Memory: A Scalable Technology," IBM J. Research and Development, vol. 52, pp. 465-479, July 2008.
[4] F. Bedeschi et al., "A Multi-Level-Cell Bipolar-Selected Phase-Change Memory," Proc. Int'l Solid-State Circuits Conf., pp. 428-625. Feb. 2008.
[5] T. Nirschl et al., "Write Strategies for 2 and 4-Bit Multi-Level Phase-Change Memory," Proc. Int'l Electron Devices Meeting (IEDM), pp. 461-464, Dec. 2007.
[6] S. Kang et al., "A $0.1\hbox{-}\mu{\rm m}\; 1.8\hbox{-}{\rm V}\; 256\hbox{-}{\rm Mb}$ Phase-Change Random Access Memory (Pram) with 66-MHz Synchronous Burst-Read Operation," J. Solid-State Circuits, vol. 42, pp. 210-218, Jan. 2007.
[7] H. Oh et al., "Enhanced Write Performance of a 64-Mb Phase-Change Random Access Memory," J. Solid-State Circuits, vol. 41, pp. 122-126, Jan. 2006.
[8] K. Osada et al., "Phase Change RAM Operated with 1.5-V CMOS as Low Cost Embedded Memory," Proc. Custom Integrated Circuits Conf., pp. 431-434, Sept. 2005.
[9] A.L. Lacaita, "Phase Change Memories: State-of-the-Art, Challenges and Perspectives," Solid-State Electronics, vol. 50, pp. 24-31, Jan. 2006.
[10] G.W. Burr et al., "Phase Change Memory Technology," J. Vacuum Science and Technology B, vol. 28, pp. 223-262, Mar./Apr. 2010.
[11] A. Pirovano et al., "Low-Field Amorphous State Resistance and Threshold Voltage Drift in Chalcogenide Materials," Trans. Electron Devices, vol. 51, pp. 714-719, May 2004.
[12] D. Ielmini et al., "Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories," Trans. Electron Devices, vol. 54, pp. 308-315, Feb. 2007.
[13] D. Ielmini et al., "Reliability Impact of Chalcogenide-Structure Relaxation in Phase-Change Memory (PCM) Cells - Part I: Experimental Study," Trans. Electron Devices, vol. 56, pp. 1070-1077, May 2009.
[14] S. Braga et al., "Dependence of Resistance Drift on the Amorphous Cap Size in Phase Change Memory Arrays," Applied Physics Letters, vol. 94, pp. 092112-1-092112-3, 2009.
[15] P. Zhou et al., "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," Proc. Int'l Symp. Computer Architecture, 2009.
[16] B. Lee et al., "Architecting Phase Change Memory as a Scalable DRAM Alternative," Proc. Int'l Symp. Computer Architecture, 2009.
[17] M.K. Qureshi et al., "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," Proc. Int'l Symp. Computer Architecture, 2009.
[18] M.K. Qureshi et al., "Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling," Proc. Int'l Symp. Microarchitecture, 2009.
[19] M.K. Qureshi et al., "Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing," Proc. Int'l Symp. High-Performance Computer Architecture, 2010.
[20] M.K. Qureshi et al., "Morphable Memory System: A Robust Architecture for Exploring Multi-Level Phase Change Memories," Proc. Int'l Symp. Computer Architecture, 2009.
[21] W. Zhang and T. Li, "Characterizing and Mitigating the Impact of Process Variations on Phase Change Based Memory Systems," Proc. Int'l Symp. Microarchitecture, 2009.
[22] W. Xu and T. Zhang, "Using Time-Aware Memory Sensing to Address Resistance Drift Issue in Multi-Level Phase Change Memory," Proc. IEEE Int'l Symp. Quality Electronic Design (ISQED) pp. 356-361, Mar. 2010.
[23] B.D. Yang et al., "A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme," Proc. IEEE Int'l Symp. Circuits and Systems, 2007.
[24] W. Xu et al., "Data Manipulation Techniques to Reduce Phase Change Memory Write Energy," Proc. Int'l Symp. Low Power Electronics and Design, 2009.
[25] S. Cho and H. Lee, "Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance," Proc. Int'l Symp. Microarchitecture, 2009.
[26] M. Boniardi et al., "Statistical and Scaling Behavior of Structural Relaxation Effects in Phase-Change Memory (PCM) Devices," Proc. IEEE Int'l Reliability Physics Symp., Apr. 2009.
[27] S. Kostylev, "Drift of Programmed Resistance in Electrical Phase Change Memory Devices," Proc. European Phase Change and Ovonics Symp. (EPCOS), Sept. 2008.
[28] R.E. Blahut, Theory and Practice of Error Control Codes. Addison Wesley, 1984.
[29] N. Agrawal et al., "Design Tradeoffs for SSD Performance," Proc. USENIX Ann. Technical Conf. Ann. Technical Conf. (ATC '08), pp. 57-70. May 2008.
[30] Storage Performance Council, http:/, technical report, 2013.
[31] C. Dirik and B. Jacob, "The Performance of PC Solid-State Disks (SSDs) as a Function of Bandwidth, Concurrency, Device Architecture, and System Organization," SIGARCH Computer Architecture News, vol. 37, pp. 279-289, 2009.
[32] H.O. Burton, "Inversionless Decoding of Binary BCH Codes," IEEE Trans. Information Theory, vol. IT-17, no. 4, pp. 464-466, July 1971.
[33] K.J. Lee et al., "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266 MB/s Read Throughput," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 150-162, Jan. 2008.
[34] H. Oh et al., "Enhanced Write Performance of a 64Mb Phase-Change Random Access Memory," Proc. Int'l Solid-State Circuits Conf., 2005.
[35] S. Ahn et al., "Highly Manufacturable High Density Phase Change Memory of 64Mb and Beyond," Proc. Int'l Electron Devices Meeting, 2004.
[36] F. Bedeschi et al., "An 8Mb Demonstrator for High-Density 1.8V Phase-Change Memories," Proc. Symp. VLSI Circuits, July 2004.
[37] solid-state-drives, 2013.
34 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool