The Community for Technology Leaders

Guest Editors' Introduction: Special Section on Adaptive Hardware and Systems

Khaled Benkrid, IEEE
Didier Keymeulen
Umeshkumar D. Patel

Pages: pp. 1478-1480

Modern computer systems face increasing demands for high performance, programmability, and low power under tight time-to-market, budget and reliability constraints. Because of the conflicting nature of many of these requirements, adaptive systems are being put forward as efficacious and efficient solutions for many applications whereby the same system can be harnessed to meet time-varying requirements and constraints, including speed performance, power consumption, and quality of service.

This special section of IEEE Transactions on Computers presents some of the latest research developments in the field of adaptive hardware and systems. The creation of this section was motivated by lively discussions held at the annual NASA/ESA Adaptive Hardware and Systems (AHS) conference, which showed a need for such special section at a top ranked journal. At the end of a rigorous review process, ten papers were selected for publication from a set of high quality submissions consisting of regular papers and extended papers from the AHS 2012 conference proceedings (

The first article, “Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing,” by Rubén Salvador, Andrés Otero, Javier Mora, Eduardo de la Torre, Teresa Riesgo, and Lukas Sekanina, presents an FPGA-based self-evolvable hardware system that can generate digital circuits autonomously using a set of basic processing elements that can be reconfigured on the fly using FPGAs' partial dynamic reconfiguration feature. The system is demonstrated using digital image filtering and edge detection applications showing better adaptation to different noise types and intensities compared to classical approaches, as well as nondegrading filtering behavior.

The second article, “Test Strategies for Reliable Runtime Reconfigurable Architectures,” by Lars Bauer, Claus Braun, Michael E. Imhof, Michael A. Kochte, Eric Schneider, Hongyan Zhang, Jörg Henkel, and Hans-Joachim Wunderlich, deals with the issue of reliable reconfigurable computing by proposing two nonconcurrent runtime test strategies: 1) Preconfiguration online tests (PRET) for testing hardware structures e.g. partial reconfiguration region containers, and 2) Post-configuration online tests (PORT) for testing accelerators that are dynamically configured into the chip at runtime. The paper discusses system integration issues including test scheduling and resource management, and shows how these can be used to achieve high fault coverage and low test latency at low performance penalty.

The third article, “A Novel Fault Tolerant and Runtime Reconfigurable Platform for Satellite Payload Processing,” by Luca Sterpone, Mario Porrmann, and Jens Hagemeyer, presents an FPGA-based scalable prototyping platform for fault-tolerant processing systems of satellite payload. An analysis of radiation effects on the most critical components of the platform led to the development of an adaptive mapping algorithm which reduces the erroneous effects of emerging faults.

The fourth article, “Scalable FPGA Refurbishment Using Netlist-Driven Evolutionary Algorithms,” by Rizwan Arshad Ashraf and Ronald F. DeMara, presents a novel evolutionary technique which allows for the autonomous runtime recovery from faults in mission critical applications. The technique exploits design-time circuit netlist information to drastically reduce the search space of evolvable hardware and uses partial dynamic reconfiguration to evolve circuits over time.

The fifth article, “R3TOS: A Novel Reliable Reconfigurable Real-Time Operating System for Highly Adaptive, Efficient, and Dependable Computing on FPGAs,” by Xabier Iturbe, Khaled Benkrid, Chuan Hong, Ali Ebrahim, Raul Torrego, Imanol Martinez, Tughrul Arslan, and Jon Perez, attempts to tackle the problem of reliable, fault-tolerant and real-time reconfigurable computing through the systematic development of software operating system for FPGAs. The paper presents the various components of R3TOS including hardware task placers and schedulers, and the programmer's API. A proof-of-concept implementation based on Virtex-4 FPGAs is also presented.

The sixth article, “Novel Techniques for Smart Adaptive Multiprocessor SoCs,” by Luciano Ost, Garibotti, Gilles Sassatelli, Gabriel Marchesan Almeida, Rémi Busseuil, Anastasiia Butko, Michel Robert, and Jürgen Becker, presents a scalable distributed homogeneous multiprocessor system aimed at adaptive high-performance efficient multiprocessing. The architecture allows for local distributed control with processor-level frequency scaling, task migration for load balancing, message passing between tasks, and distributed shared-memory multithreading.

The seventh article, “A Cache Tuning Heuristic for Multicore Architectures,” by Marisha Rawlins and Ann Gordon-Ross, presents cache-tuning heuristics for multicore architectures which considerably reduce energy consumption. For instance, by classifying applications based on data sharing and cache behavior, a proposed level-one data cache tuning heuristic reduces the design space search to 1 percent and achieves 25 percent energy savings in the data cache subsystem. This shows the advantage of adapting cache architecture to the application in hand.

The eighth article, “PAnDA: A Reconfigurable Architecture that Adapts to Physical Substrate Variations,” by James Alfred Walker, Martin A. Trefzer, Simon J. Bale, and Andy M. Tyrrell, presents a hierarchical architecture (PaNDA) which can be seen as a traditional FPGA at the top level, while at the bottom level the architecture consists of an array of transistors which can be configured in different ways to compensate for intrinsic stochastic variability. In between the two layers lie configurable analogue blocks, which can be tuned to provide adaptation to stochastic variability, improve chip performance, and/or even recover from faults.

The ninth article, “Memristor-Based Neural Logic Blocks for Nonlinearly Separable Functions,” by Michael Soltiz, Dhireesha Kudithipudi, Cory Merkel, Garrett S. Rose, and Robinson E. Pino, presents memristor-based adaptive neural logic blocks for biologically-inspired reconfigurable hardware systems. The proposed neural logic blocks can adapt the effective activation function during the training process hence reducing the resource requirement of the underlying system and improving its performance. Experimental results for ISCAS-85 benchmark circuits and OCR application support the efficacy and efficiency claims of the proposed solution.

The tenth and final article of this special section, “Optimization of Weighted Finite State Transducer for Speech Recognition,” by Louis-Marie Aubert, Roger Woods, Scott Fischaber, and Richard Veitch, presents a modified adaptive weighted finite state transducer (WFST) which drastically reduces memory access requirement in speech recognition applications with a small loss of accuracy. The proposed WSTF is aimed at embedded speech recognition hardware.

We hope that the readership will find the above selection of papers both useful and stimulating.

We finally take this opportunity to thank the contributing authors, reviewers, the editorial staff for IEEE TC, and the Editor-in-Chief, Professor Albert Zomaya, for their hard work and professionalism. Without their support, this special section would not have been possible.

Khaled Benkrid

Didier Keymeulen

Umeshkumar D. Patel

David Merodio-Codinachs

Guest Editors

About the Authors

Bio Graphic
Khaled Benkrid is a senior lecturer (associate professor) in electronic engineering at the University of Edinburgh, Scotland, United Kingdom. His work focuses on the design and development of highly efficient, high performance and adaptive digital systems using a variety of custom-built and off-the-shelf VLSI technologies, including reconfigurable hardware, with applications stretching from embedded computing, signal processing and communications, to high performance scientific computing. To date, his research in the above areas resulted in over 100 publications in major international journal and conference papers. Dr. Benkrid Chaired/Cochaired several international conferences and workshops including the NASA/ESA Conference on Adaptive Hardware and Systems (AHS) and the International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART). He has also edited a number of conference proceedings and special journal issues including ACM Computer Architecture News (CAN) and the International Journal of Reconfigurable Computing. Dr. Benkrid holds a PhD in computer science, a first Class “Ingénieurd'Etat” degree in electronic engineering, and an executive MBA, with distinction. He is senior member of the IEEE and a chartered UK Engineer.
Bio Graphic
Didier Keymeulen is principal member of the technical staff of NASA Jet Propulsion Laboratory (JPL) in the Bio-Inspired Technologies Group. At JPL, he is responsible for DoD and NASA applications on evolvable hardware for adaptive computing that leads to the development of fault-tolerant electronics and, autonomous and adaptive sensor and instrument technology. He is the electronics lead to the Tunable Laser Spectrum instrument on the Mars Science Laboratory rover launched in November 2011 and operating successfully on the surface of Mars since August 2012. He worked actively and published more than 30 papers in adaptive and learning systems for mobile robot navigation, image compression, space instruments and self-reconfigurable hardware such as analog device and MEMS gyroscope. He served as the chair, cochair, and program-chair of the NASA/ESA Conference on Adaptive Hardware (AHS). He is also member of the editorial board of the Journal of Genetic Programming and Evolvable Machines and member of the IEEE Aerospace Conference Technical Program Committee. He received the BSEE, MSEE and PhD in electrical engineering and computer science from the Free University of Brussels, Belgium in 1994. In 1996, after a post-doc at Tsukuba University, Japan, he joined the computer science division of the Japanese National Electro-Technical Laboratory as senior researcher.
Bio Graphic
Umeshkumar D. Patel is a principal engineer at NASA Goddard Space Flight Center, Marlyland. He received a BE degree from the Maharaja Sayajirao University, Vadodra, India, ME degree from Maharaja Sayajirao University, Vadodra, India, MS degree in electrical engineering from The George Washington Universiy, Washington, DC, and DSc degree from the George Washington University, Washington, DC. His research interests are hysteresis modeling, reconfigurable and adaptive hardware systems, low-voltage mixed-signal integrated circuit designs, radiation tolerant microelectronics and data conversion VLSI systems designs. Dr. Patel served as the chair, cochair, and program-chair of the NASA/ESA Conference on Adaptive Hardware (AHS) and published many papers in the area of adaptive systems.
Bio Graphic
David Merodio-Codinachs is an ASIC/FPGA engineer at the European Space Agency's (ESA) ESTEC Centre, Microelectronics Section, Netherlands. He holds an MSc in electronic engineering from Politecnico di Torino and an MSc in telecommunications engineering from Universitat Politècnica de Catalunya. After working as a consultant for Alcatel Bell and Philips for microelectronics designs in telecommunications and medical/audio products, he joined ESA/ESTEC in 2005 where he is now Technical Officer of several R&D contracts and provides support to several ESA missions. His interests are in the area of digital microelectronics and design methodologies; with special focus on radiation tolerant systems and reconfigurable computing. David served as the chair, cochair, and program-chair of the NASA/ESA Conference on Adaptive Hardware (AHS) and published many papers in the area of adaptive systems.
63 ms
(Ver 3.x)