The Community for Technology Leaders
Green Image
Issue No. 07 - July (2013 vol. 62)
ISSN: 0018-9340
pp: 1289-1302
E. Ayguade , Dept. of Comput. Archit., Univ. Politec. de Catalunya, Barcelona, Spain
N. Navarro , Dept. of Comput. Archit., Univ. Politec. de Catalunya, Barcelona, Spain
X. Martorell , Dept. of Comput. Archit., Univ. Politec. de Catalunya, Barcelona, Spain
M. Gonzelez , Dept. of Comput. Archit., Univ. Politec. de Catalunya, Barcelona, Spain
R. Bertran , Dept. of Comput. Archit., Univ. Politec. de Catalunya, Barcelona, Spain
ABSTRACT
Power modeling based on performance monitoring counters (PMCs) attracted the interest of researchers since it became a quick approach to understand the power behavior of real systems. Consequently, several power-aware policies use models to guide their decisions. Hence, the presence of power models that are informative, accurate, and capable of detecting power phases is critical to improve the success of power-saving techniques. Additionally, the design of current processors varied considerably with the appearance of CMPs (multiple cores sharing resources). Thus, PMC-based power models warrant further investigation on current energy-efficient multicore processors. In this paper, we present a systematic methodology to produce decomposable PMC-based power models on current multicore architectures. Apart from being able to estimate the power consumption accurately, the models provide per component power consumption, supplying extra insights about power behavior. Moreover, we study their responsiveness -the capacity to detect power phases-. Specifically, we produce power models for an Intel Core 2 Duo with one and two cores enabled for all the DVFS configurations. The models are empirically validated using the SPECcpu2006, NAS and LMBENCH benchmarks. Finally, we compare the models against existing approaches concluding that the proposed methodology produces more accurate, responsive, and informative models.
INDEX TERMS
Power demand, Program processors, Microarchitecture, Iron, Computer architecture, Accuracy, Central Processing Unit, dynamic voltage and frequency scaling, Power demand, Program processors, Microarchitecture, Iron, Computer architecture, Accuracy, Central Processing Unit, responsiveness, Modeling techniques, energy accounting, performance counters, power modeling
CITATION
E. Ayguade, N. Navarro, X. Martorell, M. Gonzelez, R. Bertran, "A Systematic Methodology to Generate Decomposable and Responsive Power Models for CMPs", IEEE Transactions on Computers, vol. 62, no. , pp. 1289-1302, July 2013, doi:10.1109/TC.2012.97
183 ms
(Ver 3.3 (11022016))