Issue No. 06 - June (2013 vol. 62)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2012.55
Hung-Manh Pham , VNPT Technol. JSC, Hanoi, Vietnam
S. Pillement , Dept. Electron. et Technol. Numeriques, Univ. de Nantes, Nantes, France
S. J. Piestrak , Inst. Jean Lamour, Univ. de Lorraine, Vandoeuvre-Les-Nancy, France
In this paper, we propose a new approach to implement a reliable softcore processor on SRAM-based FPGAs, which can mitigate radiation-induced temporary faults (single-event upsets (SEUs)) at moderate cost. A new Enhanced Lockstep scheme built using a pair of MicroBlaze cores is proposed and implemented on Xilinx Virtex-5 FPGA. Unlike the basic lockstep scheme, ours allows to detect and eliminate its internal temporary configuration upsets without interrupting normal functioning. Faults are detected and eliminated using a Configuration Engine built on the basis of the PicoBlaze core which, to avoid a single point of failure, is implemented as fault-tolerant using triple modular redundancy (TMR). A softcore processor can recover from configuration upsets through partial reconfiguration combined with roll-forward recovery. SEUs affecting logic which are significantly less likely than those affecting configuration are handled by checkpointing and rollback. Finally, to handle permanent faults, the tiling technique is also proposed. The new Enhanced Lockstep scheme requires significantly shorter error recovery time compared to conventional lockstep scheme and uses significantly smaller number of slices compared to known TMR-based design (although at the cost of longer error recovery time). The efficiency of the proposed approach was validated through fault injection experiments.
Field programmable gate arrays, Fault tolerance, Fault tolerant systems, Tunneling magnetoresistance, Context, Hardware, Random access memory,softcore processor, Error recovery, fault injection, fault-tolerance, FPGA, lockstep, reconfigurable system, single-event upset (SEU)
Hung-Manh Pham, S. Pillement, S. J. Piestrak, "Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor", IEEE Transactions on Computers, vol. 62, no. , pp. 1179-1192, June 2013, doi:10.1109/TC.2012.55