The Community for Technology Leaders
Green Image
Issue No. 04 - April (2013 vol. 62)
ISSN: 0018-9340
pp: 832-838
Jui-Chieh Lin , Dept. of Electr. & Comput. Eng., Univ. of Wisconsin-Madison, Madison, WI, USA
Sao-Jie Chen , Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan
Yu Hen Hu , Dept. of Electr. & Comput. Eng., Univ. of Wisconsin-Madison, Madison, WI, USA
Cycle-efficient implementation of the linear feedback shift register (LFSR) algorithm on a word-based microarchitecture is investigated. This work examines an algorithm transformation method, called term-preserving look-ahead transformation (TePLAT), that transforms the bit-serial LFSR algorithm into a bit parallel format while maintaining the overhead of the original LFSR algorithm. Detailed implementation methodologies as well as extensive simulation results are presented. We apply TePLAT to 25 commonly used LFSRs and test the resulting parallel formulations on two popular word-based microprocessor development platforms: a Texas Instrument C6416 Code Composition Simulator and an ARM-9 Simulator. In all 25 cases, TePLAT transformed LFSR formulations consistently achieve much higher throughput than those of a naïve implementation and a traditional look-ahead transformation-based implementation.
software radio, microprocessor chips, shift registers, software defined radio, cycle-efficient LFSR implementation, word-based microarchitecture, linear feedback shift register algorithm, algorithm transformation method, term-preserving look-ahead transformation, TePLAT, bit-serial LFSR algorithm, bit parallel format, word-based microprocessor development platforms, Texas Instrument C6416 code composition simulator, ARM-9 simulator, look-ahead transformation-based implementation, Polynomials, Generators, Throughput, Registers, Parallel processing, Vectors, software defined radio, Linear feedback shift register, iteration bound, vector processing, look-ahead transformation

Sao-Jie Chen, Jui-Chieh Lin and Yu Hen Hu, "Cycle-Efficient LFSR Implementation on Word-Based Microarchitecture," in IEEE Transactions on Computers, vol. 62, no. , pp. 832-838, 2013.
1083 ms
(Ver 3.3 (11022016))