The Community for Technology Leaders
Green Image
Issue No. 02 - Feb. (2013 vol. 62)
ISSN: 0018-9340
pp: 225-241
Francesco Stefanni , University of Verona, Verona and EDALab, Verona
Graziano Pravadelli , University of Verona, Verona and EDALab, Verona
Franco Fummi , University of Verona, Verona and EDALab, Verona
Luigi Di Guglielmo , University of Verona, Verona
Sara Vinco , University of Verona, Verona
ABSTRACT
Designers are more and more forced to define innovative models and methodologies for managing integration of heterogeneous components and heterogeneous Chip Multiprocessors (CMPs) in modern embedded systems. In this context, component-based design seems the more promising approach, but it suffers from the lack of a widely adopted Model of Computation (MoC) able to capture component heterogeneity. This paper proposes univer CM, a new model of computation based on the Heterogeneous Intermediate Format (HIF) with the aim of supporting bottom-up design and system integration from a set of heterogeneous components. HW and SW components can be described by means of different languages and according to different MoCs, toward a uniform intermediate description based on a rigorous semantics. A mapping from univer CM to SystemC is proposed then to obtain a homogeneous description intended for fast simulation, that can be also used as starting point for CMP design flows. Experimental results show the effectiveness of univer CM in managing system heterogeneity.
INDEX TERMS
Automata, Valves, Semantics, Computational modeling, Syntactics, Delay, Wires, multiprocessor, Formal specifications, modeling, simulation, electronic design automation
CITATION
Francesco Stefanni, Graziano Pravadelli, Franco Fummi, Luigi Di Guglielmo, Sara Vinco, "UNIVERCM: The UNIversal VERsatile Computational Model for Heterogeneous System Integration", IEEE Transactions on Computers, vol. 62, no. , pp. 225-241, Feb. 2013, doi:10.1109/TC.2012.156
212 ms
(Ver )