The Community for Technology Leaders
RSS Icon
Issue No.01 - Jan. (2013 vol.62)
pp: 163-172
T. Nandha Kumar , Notheastern University, Boston
Fabrizio Lombardi , The University of Nottingham Malaysia Campus, Selangor
This paper presents a new method for generating configurations for application-dependent testing of a SRAM-based FPGA interconnect. This method connects an activating input to multiple nets, thus generating activating test vectors for detecting stuck-at, open, and bridging faults. This arrangement permits a reduction in the number of redundant configurations, thus also achieving a reduction in test time for application-dependent testing at full fault coverage. As the underlying solution requires an exponential complexity, a heuristic algorithm that is polynomial and greedy in nature (based on sorting) is used for net selection in the configuration generation process. It is proved that this algorithm has an execution complexity of O(L^3 ) (where L is the number of LUTs in the design). The proposed method requires at most {\rm log}_{2}(M+2) configurations (where M denotes the number of activating inputs) as Walsh coding is employed. Moreover, it is scalable with respect to LUT inputs. Extensive logic-based simulation results are provided for ISCAS89 sequential benchmark designs implemented on Xilinx Virtex4 FPGAs; these results shows that the proposed method achieves a considerable reduction in the number of test configurations compared with methods found in the technical literature (on average, a reduction of 49.5 percent).
Table lookup, Vectors, Field programmable gate arrays, Circuit faults, Testing, Integrated circuit interconnections, Complexity theory, configuration generation, Field programmable gate array (FPGA), interconnect testing, multiple fault detection, test configurations
T. Nandha Kumar, Fabrizio Lombardi, "A Novel Heuristic Method for Application-Dependent Testing of a SRAM-Based FPGA Interconnect", IEEE Transactions on Computers, vol.62, no. 1, pp. 163-172, Jan. 2013, doi:10.1109/TC.2011.247
[1] M.B. Tahoori, “Application-Dependent Testing of FPGAs,” IEEE Trans. Very Large Scale Integration Systems, vol. 14, no. 9, pp. 1024-1033, Sept. 2006.
[2] M.B. Tahoori, “Application-Dependent Testing of FPGA Interconnects,” Proc. 18th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 409-416, Nov. 2003.
[3] M.B. Tahoori, E.J. McCluskey, M. Renovell, and P. Faure, “A Multi-Configuration Strategy for an Application Dependent Testing of FPGAs,” Proc. 22nd IEEE VLSI Test Symp., pp. 154-159, Apr. 2004.
[4] M.B. Tahoori, “Application-Dependent Diagnosis of FPGAs,” Proc. IEEE Int'l Test Conf., pp. 645-654, Oct. 2004.
[5] A. Doumar and H. Ito, “Testing the Logic Cells and Interconnect Resources for FPGAs,” Proc. Eighth Asian Test Symp., pp. 369-374, Nov. 1999.
[6] Y. Yu, J. Xu, W.K. Huang, and F. Lombardi, “A Diagnosis Method for Interconnects in SRAM Based FPGAs,” Proc. Seventh Asian Test Symp., pp. 278-282, Dec. 1998.
[7] W.K. Huang, X.T. Chen, and F. Lombardi, “On the Diagnosis of Programmable Interconnect System: Theory and Application,” Proc. 14th VLSl Test Symp., pp. 204-209, Apr. 1996.
[8] F. Lombardi, D. Ashen, X. Chen, and W.K. Huang, “Diagnosing Programmable Interconnect System for FPGAs,” Proc. Fourth ACM Int'l Symp. Field-Programmable Gate Arrays, pp. 100-106, 1996.
[9] T. Liu, F. Lombardi, and J. Salinas, “Diagnosis of Interconnects and FPlCs Using a Structured Walking-1 Approach,” Proc. 13th IEEE VLSI Test Symp., pp. 256-261, Apr./May 1995.
[10] C.E. Stroud, J. Nall, M. Lashinsky, and M. Abramovici, “BIST-Based Diagnosis of FPGA Interconnects,” Proc. Int'l Test Conf., pp. 618-627, 2002.
[11] C.E. Stroud, M. Lashinsky, J. Nall, J. Emmert, and M. Abramovici, “On-Line BIST and Diagnosis of FPGA Interconnect Using Roving STARs,” Proc. Seventh Int'l On-Line Testing Workshop, pp. 27-33, 2001.
[12] C.E. Stroud, S. Wijesuriya, C. Hamilton, and M. Abramovici, “Built-In Self-Test of FPGA Interconnects,” Proc. Int'l Test Conf., pp. 404-411, Oct. 1998.
[13] V. Suthar and S. Dutt, “Mixed PLB and Interconnect BIST for FPGAs without Fault-Free Assumptions,” Proc. 24th IEEE VLSI Test Symp., 2006.
[14] D. Das and N.A. Touba, “A Low Cost Approach for Detecting, Locating. and Avoiding interconnect Faults in FPGA-Based Reconfigurable System,” Proc. Int'l Conf. VLSI Design, pp. 266-269, Jan. 1999.
[15] W. Quddus, A. Jas, and N.A. Touba, “Configuration Self Test in FPGA Based Reconfigurable Systems,” Proc. Int'l Symp. Circuits and Systems, pp. 97-100, May/June 1999.
[16] M.B. Tahoori, “Using Satisfiability in Application-Dependent Testing of FPGA Interconnects,” Proc. 40th Design Automation Conf., pp. 678-681, June 2003.
[17], 2011.
[18] M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “Testing the Interconnect of RAM-Based FPGAs,” IEEE Design and Test of Computers, vol. 15, no. 1, pp. 45-50, Jan.-Mar. 1998.
[19] S. Xiaoling and P. Trouborst, “A Unified Global and Local Interconnect Test Scheme for Xilinx XC4000 FPGAs,” IEEE Trans. Instrumentation and Measurement, vol. 53, no. 2, pp. 368-377, Apr. 2004.
[20] C-L Hsu and T-H Chen, “Built-in Self-Test Design for Fault Detection and Fault Diagnosis in SRAM-Based FPGA,” IEEE Trans. Instrumentation and Measurement, vol. 58, no. 7, pp. 2300-2315, July 2009.
52 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool