The Community for Technology Leaders
RSS Icon
Issue No.11 - November (2010 vol.59)
pp: 1455-1465
Martin Omaña , University of Bologna, Bologna
Daniele Rossi , University of Bologna, Bologna
Cecilia Metra , University of Bologna, Bologna
First, a new high-performance robust latch (referred to as HiPeR latch) is presented that is insensitive to transient faults affecting its internal and output nodes by design, independently of the size of its transistors. Then, a modified version of the HiPeR latch (referred as HiPeR-CG) is proposed that is suitable to be used together with clock gating. Both proposed latches are faster than the latches most recently presented in the literature, while providing better or comparable robustness to transient faults, at comparable or lower costs in terms of area and power, respectively. Therefore, thanks to the good trade-offs in terms of performance, robustness, and cost, our proposed latches are particularly suitable to be adopted on critical paths.
Transient faults, soft errors, static latch, hardened latch, robust design.
Martin Omaña, Daniele Rossi, Cecilia Metra, "High-Performance Robust Latches", IEEE Transactions on Computers, vol.59, no. 11, pp. 1455-1465, November 2010, doi:10.1109/TC.2010.24
[1] G.C. Messenger, "Collection of Charge on Junction Nodes from Ion Tracks," IEEE Trans. Nuclear Science, vol. NS-29, no. 6, pp. 2024-2031, Dec. 1982.
[2] C.M. Hsieh, P.C. Murley, and R.R. O'Brien, "Collection of Charge from Alpha-Particle Tracks in Silicon Devices," IEEE Trans. Electron Devices, vol. ED-30, no. 6, pp. 686-693, June 1983.
[3] S. Kang and D. Chu, "CMOS Circuit Design for the Prevention of Single Event Upset," Proc. IEEE Int. Conf. Computer Design, pp. 385-388, Oct. 1986.
[4] L. Lantz, "Soft Errors Induced by Alpha Particles," IEEE Trans. Reliability, vol. 45, no. 2, pp. 174-179, Dec. 1996.
[5] R.C. Baumann, "Soft Errors in Advanced Semiconductor Devices— Part I: The Three Radiation Sources," IEEE Trans. Device and Materials Reliability, vol. 1, no. 1, pp. 17-22, Mar. 2001.
[6] R.C. Baumann, "Radiation-Induced Soft-Errors in Advanced Semiconductor Technologies," IEEE Trans. Device and Materials Reliability, vol. 5, no. 3, pp. 305-316, Sept. 2005.
[7] N. Miskov-Zivanov and D. Marculescu, "A Systematic Approach to Modeling and Analysis of Transient Faults in Logic Circuits," Proc. IEEE Int'l Symp. Quality of Electronic Design (ISQED '09), pp. 408-413, 2009.
[8] S. Gangadhar, M. Skoufis, and S. Tragoudas, "Propagation of Transients along Sensitizable Paths," Proc. IEEE Int'l On-Line Testing Symp., pp. 129-134, 2008.
[9] N. Seifert, B. Gill, V. Zia, M. Zhang, and V. Ambrose, "On the Scalability of Redundancy Based SER Mitigation Schemes," Proc. IEEE Int'l Conf. Integrated Circuit Design and Technology (ICICDT), pp. 1-9, 2007.
[10] T. Calin, M. Nicolaidis, and R. Velazco, "Upset Hardened Memory Design for Submicron CMOS Technology," IEEE Trans. Nuclear Science, vol. 43, no. 6, pp. 2874-2878, Dec. 1996.
[11] P. Hazucha, T. Karnik, S. Walstra, B.A. Bloechel, J.W. Tschanz, J. Maiz, K. Soumyanath, G.E. Dermer, S. Narendra, V. De, and S. Borkar, "Measurements and Analysis of SER-Tolerant Latch in a 90-nm Dual-V$_{T}$ CMOS Process," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1536-1543, Sept. 2004.
[12] D. Rossi, M. Omaña, F. Toma, and C. Metra, "Multiple Transient Faults in Logic: An Issue for Next Generation ICs?," Proc. IEEE Int'l Symp. Defect and Fault tolerance in VLSI Systems, pp. 352-360, 2005.
[13] M. Nicolaidis, R. Perez, and D. Alexandrescu, "Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors," Proc. IEEE VLSI Test Symp., pp. 371-376, 2008.
[14] B. Gill, N. Seifert, and V. Zia, "Comparison of Alpha-Particle and Neutron-Induced Combinational and Sequential Logic Error Rates at the 32 nm Technology Node," Proc. IEEE Int'l Reliability Physics Symp., pp. 199-205, 2009.
[15] S. Lin, H. Yang, and R. Luo, "High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit," Proc. IEEE Computer Soc. Ann. Symp. Very Large Scale Integration (ISVLSI '07), pp. 273-278, 2007.
[16] S. Krishnamohan and N.R. Mahapatra, "Analysis and Design of Soft-Error Hardened Latches," Proc. 15th ACM Great Lakes Symp. Very Large Scale Integration (GLSVLSI '05), pp. 328-331, 2005.
[17] S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K.S. Kim, "Robust System Design with Built-In Soft Error Resilience," Computer, vol. 38, no. 2, pp. 43-52, Feb. 2005.
[18] M. Omaña, D. Rossi, and C. Metra, "Novel Transient Fault Hardened Static Latch," Proc. IEEE Int'l Test Conf., vol. 1, pp. 886-892, 2003.
[19] S. Lin, Y.-B. Kim, and F. Lombardi, "Soft-Error Hardening Designs of Nanoscale CMOS Latches," Proc. IEEE Very Large Scale Integration (VLSI) Test Symp., pp. 41-46, 2009.
[20] M. Omaña, D. Rossi, and C. Metra, "Latch Susceptibility to Transient Faults and New Hardening Approach," IEEE Trans. Computers, vol. 56, no. 9, pp. 1255-1268, Sept. 2007.
[21] Y. Sasaki, K. Namba, and H. Ito, "Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit," Proc. IEEE Int'l Symp. Defect and Fault Tolerance in Very Large Scale Integration (VLSI) Systems, pp. 327-335, 2006.
[22] T. Karnik, S. Vangal, V. Veeramachaneni, P. Hazucha, V. Erraguntla, and S. Borkar, "Selective Node Engineering for Chip-Level Soft Error Rate Improvement," Proc. Symp. Very Large Scale Integration (VLSI) Circuits, Digest of Technical Papers, pp. 204-205, 2002.
[23] T. Monnier, F.M. Roche, J. Cosculluela, and R. Velazco, "SEU Testing of a Novel Hardened Register Implemented Using Standard CMOS Technology," IEEE Trans. Nuclear Science, vol. 46, no. 6, pp. 1440-1444, Dec. 1999.
[24] M. Omaña, D. Rossi, and C. Metra, "Novel High Speed Robust Latch," Proc. IEEE Int'l Symp. Defect and Fault Tolerance in Very Large Scale Integration (VLSI) Systems, pp. 65-73, 2009.
[25] N.A. Kurd, J.S. Barkarullah, R.O. Dizon, T.D. Fletcher, and P.D. Madland, "A Multigigahertz Clocking Scheme for the Pentium 4 Microprocessor," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1647-1653, Nov. 2001.
[26] International Technology Roadmap for Semiconductors (ITRS), 2007.
[27] N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Addison Wesley, 1993.
[28] H. Cha and J.H. Patel, "A Logic-Level Model for $\alpha$ -Particle Hits in CMOS Circuits," Proc. IEEE Int'l Conf. Computer Design, pp. 538-542, 1993.
[29] P. Hazucha and C. Svensson, "Impact of CMOS Technology Scaling on the Atmospheric Neutron Soft-Error Rate," IEEE Trans. Nuclear Science, vol. 47, no. 6, pp. 2586-2594, Dec. 2000.
3 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool