The Community for Technology Leaders
RSS Icon
Issue No.09 - September (2010 vol.59)
pp: 1200-1209
Kyueun Yi , LG Electronics Inc., Seoul
Jean-Luc Gaudiot , University of California, Irvine, Irvine
As network applications become increasingly sophisticated and Internet traffic is getting heavier, future network processors must continue processing computation-intensive network applications at line rates. Most programmable network processors on the market today, such as the Intel IXP2800, target relatively low performance (from 100 Mbps to 10 Gbps). However, low cost edge routers will find it hard to cope with the forthcoming sophistication of network applications to be processed at those speeds. Hence, new architectures should be designed for the programmable network processors of the future. The goal of this paper is to evaluate the applicability and efficiency of Simultaneous MultiThreaded (SMT) as the base architecture of a network processor. Indeed, the SMT model inherently allows the multiple parallel threads which must be dealt with in network processor applications. In this paper, we investigate the architectural implications of network applications on the SMT architecture. We demonstrate that, when executed as independent threads, applications chosen from different network layers show an improved Instructions Per Cycle (IPC) and cache behavior when compared with the situation where the program executed comes from a single network application. Finally, a new architectural solution to cope with packet dependency is proposed and evaluated.
Packet dependency, network processor, simultaneous multithreading.
Kyueun Yi, Jean-Luc Gaudiot, "Network Applications on Simultaneous Multithreading Processors", IEEE Transactions on Computers, vol.59, no. 9, pp. 1200-1209, September 2010, doi:10.1109/TC.2009.185
[1] F. Gebali and A.N.M.E. Rafiq, "Processor Array Architectures for Deep Packet Classification," IEEE Trans. Parallel and Distributed Systems, vol. 17, no. 3, pp. 241-251, Mar. 2006.
[2] K. Kant, R. Iyer, and P. Mohapatra, "Architectural Impact of Secure Socket Layer on Internet Servers," Proc. 2000 IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors, pp. 7-14, Sept. 2000.
[3] Intel, Intel IXP2800 Network Processor. Aug. 2004.
[4] W. Yamamoto, M.J. Serrano, A.R. Talcott, R.C. Wood, and M. Nemirovsky, "Performance Estimation of Multithreading, Superscalar Processors," Proc. 27th Ann. Hawaii Int'l Conf. System Sciences, vol. 1, pp. 195-204, 1994.
[5] D.M. Tullsen, S.J. Eggers, and H.M. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proc. 22nd Ann. Int'l Symp. Computer Architecture, pp. 392-403, 1995.
[6] K. Diefendroff, "Compaq Chooses SMT for Alpha," Microprocessor Report, vol. 13, no. 16, pp. 1-7, 1999.
[7] D.T. Marr, F. Binns, D.L. Hill, G. Hilton, D.A. Koufaty, J.A. Miller, and M. Upton, "Hyper-Threading Technology Architecture and Microarchitecture," Int'l Technology J., vol. 6, no. 1, pp. 4-15, 2002.
[8] B. Sinharoy, R.N. Kalla, J.M. Tendler, R.J. Eickemeyer, and J.B. Joyner, "POWER5 System Microarchitecture," IBM J. Research and Development, vol. 49, nos. 4/5, pp. 505-521, 2005.
[9] K. Olukotun and L. Hammond, "The Future of Microprocessors," ACM Queue, vol. 3, no. 7, pp. 26-29, 2005.
[10] G. Memik, W.H. Mangione-Smith, and W. Hu, "NetBench: A Benchmarking Suite for Network Processors," Proc. 2001 IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD '01), pp. 39-42, 2001.
[11] T. Wolf and M. Franklin, "COMMBENCH—A Telecommunications Benchmark for Network Processors," Proc. IEEE Int'l Symp. Performance Analysis of Systems and Software, pp. 154-162, Apr. 2000.
[12] H. Liu, "A Trace Driven Study of Packet Level Parallelism," Proc. Int'l Conf. Comm., 2002.
[13] S. Melvin and Y. Patt, "Handling of Packet Dependencies: A Critical Issue for Highly Parallel Network Processors," Proc. Int'l Conf. Compilers, Architectures and Synthesis for Embedded Systems, 2002.
[14] P. Crowley, M.E. Fiuczynski, J.-L. Baer, and B.N. Bershad, "Characterization Processor Architectures for Programmable Network Interfaces," Proc. 2000 Int'l Conf. Supercomputing, 2000.
[15] A. Nemirovsky, Towards Characterizing Network Processors: Needs and Challenges, White Paper, XSTREAM LOGIC, Inc., Nov. 2000.
[16] B.K. Lee and L.K. John, "NpBench: A Benchmark Suite for Control Plane and Data Plane Applications for Network Processors," Proc. 21st Int'l Conf. Computer Design (ICCD '03), pp. 226-233, 2003.
[17] Y. Luo, J. Yang, L.N. Bhuyan, and L. Zhao, "NePSim: A Network Processor Simulator with Power Evaluation Framework," IEEE Micro, special issue on network processors for future high-end systems and applications, vol. 24, no. 5, pp. 34-44, Sept./Oct. 2004.
[18] D. Burger and T.M. Austin, The SimpleScalar Tool Set, Version 2.0, http:/, 2009.
[19] B. Robatmili, N. Yazdani, and M. Nourani, "Optimized SMT Processors for IP-Packet Processing," Microprocessors and Microsystems, vol. 29, pp. 337-349, 2005.
[20] Y. Ruan, V.S. Pai, E.M. Nahum, and J.M. Tracey, "Evaluating the Impact of Simultaneous Multithreading on Network Servers Using Real Hardware," Proc. SIGMETRICS, pp. 315-326, 2005.
[21] S. Melvin, Clearwater Networks CNP810SP Simultaneous Multithreading (SMT) Core, html , 2000.
[22] S. Melvin, M. Nemirovsky, E. Musoll, J. Huynh, R. Milito, H. Urdaneta, and K. Saraf, "A Massively Multithreaded Packet Processor," Proc. Workshop Network Processors (NP2), Held in Conjunction with the Ninth Int'l Symp. High-Performance Computer Architecture, Feb. 2003.
[23] S. Melvin, Flowstorm Prothos Massive Multithreading (MMT) Packet Processor, , 2003.
[24] D.M. Tullsen, J.L. Lo, S.J. Eggers, and H.M. Levy, "Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor," Proc. Fifth Int'l Symp. High Performance Computer Architecture, 1999.
[25] J.F. Martínez and J. Torrellas, "Speculative Locks for Concurrent Execution of Critical Sections in Shared-Memory Multiprocessors," Proc. Workshop Memory Performance Issues (WMPI), at Int'l Symp. Computer Architecture (ISCA), June 2001.
[26] D.M. Tullsen, S.J. Eggers, J.S. Emer, and H.M. Levy, "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor," Proc. 23rd Ann. Int'l Symp. Computer Architecture, 1996.
[27] R.P. Preston, R.W. Badeau, D.W. Bailey, S.L. Bell, L.L. Biro, W.J. Bowhill, D.E. Dever, S. Felix, R. Gammack, V. Germini, M.K. Gowan, P. Gronowski, D.B. Jackson, S. Mehta, S.V. Morton, J.D. Pickholtz, M.H. Reilly, and M.J. Smith, "Design of an 8-Wide Superscalar RISC Microprocessor with Simultaneous Multithreading," Proc. Int'l Solid-State Circuits Conf. (ISSCC), pp. 334-472, Feb. 2002.
[28] Passive Measurement and Analysis Project, Nat'l Laboratory for Applied Network Research, http://moat.nlanr.netTraces, 2009.
[29] D.E. Comer, Computer Networks and Internets with Internet Applications, fourth ed. Prentice Hall, 2004.
[30] J.L. Lo, S.J. Eggers, J.S. Emer, H.M. Levy, R.L. Stamm, and D.M. Tullsen, "Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading," ACM Trans. Computer Systems, vol. 15, pp. 322-354, Aug. 1997.
[31] J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, third ed. Morgan Kaufmann, 2003.
[32] A.S. Tanenbaum, Modern Operating System. Prentice Hall, 1992.
[33] G.S. Sohi, "Instruction Issue Logic for High-Performance, Interruptable, Multiple Functional Unit, Pipelined Computers," IEEE Trans. Computers, vol. 39, no. 3, pp. 349-359, Mar. 1990.
[34] K. Olukotun, B.A. Nayfeh, L. Hammond, K. Wilson, and K. Chang, "The Case for a Single-Chip Multiprocessor," SIGOPS Operating System Rev., vol. 30, no. 5, pp. 2-11, 1996.
[35] L. Hammond, B.A. Nayfeh, and K. Olukotun, "A Single-Chip Multiprocessor," Computer, special issue on billion-transistor processors, vol. 30, no. 9, pp. 79-85, Sept. 1997.
[36] R. Kumar, D.M. Tullsen, N.P. Jouppi, and P. Ranganathan, "Heterogeneous Chip Multiprocessors," Computer, vol. 38, no. 11, pp. 32-38, Nov. 2005.
24 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool