Issue No. 08 - August (2010 vol. 59)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2010.108
Hongzhong Zheng , University of Illinois at Chicago, Chicago
Zhichun Zhu , University of Illinois at Chicago, Chicago
DRAM memory is playing an increasingly important role in the overall power profile of latest-generation servers with multicore processors. With many power saving techniques adopted into processor design, memory power consumption can now exceed processor power consumption when a system runs memory-intensive workloads. There is an urgent need to fully evaluate the memory power profile of contemporary DRAM memories and to re-investigate DRAM memory designs, configurations, and optimizations from both power and performance perspectives. This study fills the gap by studying the performance and power consumption of multicore systems with DDR3 memory under different configurations. It includes comprehensive results regarding memory power breakdown, including background, operation, read/write, and I/O power, as well as performance. Comparisons with DDR2 and FB-DIMM are also included. The results show clearly that DRAM system configurations, including page policy, power mode, device configuration, burst length, channel organization, and the selection of DRAM technology, affects the memory power consumption significantly besides the performance. The optimal choice of some configurations is application-dependent, suggesting that reconfigurable or hybrid configurations are worth further studies.
Multicore processors, DRAM systems, power, performance.
H. Zheng and Z. Zhu, "Power and Performance Trade-Offs in Contemporary DRAM System Designs for Multicore Processors," in IEEE Transactions on Computers, vol. 59, no. , pp. 1033-1046, 2010.