Issue No. 06 - June (2010 vol. 59)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2010.35
Itamar Cohen , Jerusalem College of Engineering, Israel
Ori Rottenstreich , Technion, Haifa
Isaac Keslassy , Technion, Haifa
Chip multiprocessors (CMPs) combine increasingly many general-purpose processor cores on a single chip. These cores run several tasks with unpredictable communication needs, resulting in uncertain and often-changing traffic patterns. This unpredictability leads network-on-chip (NoC) designers to plan for the worst case traffic patterns, and significantly overprovision link capacities. In this paper, we provide NoC designers with an alternative statistical approach. We first present the traffic-load distribution plots (T-Plots), illustrating how much capacity overprovisioning is needed to service 90, 99, or 100 percent of all traffic patterns. We prove that in the general case, plotting T-Plots is #P-complete, and therefore extremely complex. We then show how to determine the exact mean and variance of the traffic load on any edge, and use these to provide Gaussian-based models for the T-Plots, as well as guaranteed performance bounds. We also explain how to practically approximate T-Plots using random-walk-based methods. Finally, we use T-Plots to reduce the network power consumption by providing an efficient capacity allocation algorithm with predictable performance guarantees.
Networks-on-chip, chip multiprocessors, capacity allocation, traffic-load distribution plot.
Itamar Cohen, Ori Rottenstreich, Isaac Keslassy, "Statistical Approach to Networks-on-Chip", IEEE Transactions on Computers, vol. 59, no. , pp. 748-761, June 2010, doi:10.1109/TC.2010.35