The Community for Technology Leaders
Green Image
Issue No. 07 - July (2009 vol. 58)
ISSN: 0018-9340
pp: 890-901
Donghyun Kim , Qualcomm Inc., San Diego
Lee-Sup Kim , Korea Advanced Institute of Science and Technology, Daejeon
This paper presents the algorithm and implementation of a new high-performance functional unit for floating-point four-dimensional vector inner product (4D dot product; DP4), which is most frequently performed in 3D graphics application. The proposed IEEE-compliant DP4 unit computes {\rm Z} = {\rm AB} + {\rm CD} + {\rm EF} + {\rm GH} in one path and keeps the intermediate rounding by IEEE-754 rounding to nearest even. The intermediate rounding is merged with shift alignment, and intermediate carry-propagated addition and normalization are omitted to reduce latency in the proposed architecture. The proposed DP4 unit is implemented with 0.18-\mu{\rm m} CMOS technology and has 12.8-ns critical path delay, which is reduced by 45.5 percent compared to a previous DP4 implementation using discrete multipliers and adders. The proposed DP4 unit also reduces the cycle time of 3D graphics applications by 12.4 percent on the average compared to the usual 3D graphics FPU based on four-way multiply-add-fused units.
Floating-point arithmetic, vector inner product, DP4, 3D graphics.

L. Kim and D. Kim, "A Floating-Point Unit for 4D Vector Inner Product with Reduced Latency," in IEEE Transactions on Computers, vol. 58, no. , pp. 890-901, 2008.
80 ms
(Ver 3.3 (11022016))