Issue No. 12 - December (2008 vol. 57)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2008.96
Jongsun Kim , University of California, Los Angeles, Los Angeles
Bo-Cheng Lai , University of California, Los Angeles, Los Angeles
Mau-Chung Frank Chang , University of California, Los Angeles, Los Angeles
Ingrid Verbauwhede , University of California, Los Angeles, Katholieke Universiteit Leuven, Leuven
This paper presents how a multi-core system can benefit from the use of a latency-aware memory bus capable of dual-concurrent data transfers on a single wire line: Source synchronous CDMA interconnect (SSCDMA-I) has been adopted to implement the memory bus of a shared-memory multi-core system. Two types of bus-based homogeneous and heterogeneous multi-core systems are modeled and simulated by a cycle-accurate simulation platform. Unlike the conventional time-division multiplexing (TDM) bus-based multi-core system that shows degradation in performance as the number of processing cores increases, the proposed SSCDMA bus-based multi-core shows higher performance up to 23.1% for 4 cores. The maximum latency of a heterogeneous multi-core system with a mix of traffic loads has been reduced up to 78%. These results demonstrate that the performance of multi-core systems can be improved with less cost and network complexity by reducing the bus contention interferences and by supporting higher concurrency in memory accesses that brings shorter critical word access latency.
Buses, Multiprocessor Systems, Interconnections (Subsystems), Interconnection architectures, Emerging technologies, Measurement, evaluation, modeling, simulation of multiple-processor systems
B. Lai, M. F. Chang, I. Verbauwhede and J. Kim, "A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor Systems," in IEEE Transactions on Computers, vol. 57, no. , pp. 1714-1719, 2008.