The Community for Technology Leaders
Green Image
Issue No. 09 - September (2008 vol. 57)
ISSN: 0018-9340
pp: 1277-1288
Wei Huang , University of Virginia, Charlottesville
Mircea R. Stan , University of Virginia, Charlottesville
Karthik Sankaranarayanan , University of Virginia, Charlottesville
Kevin Skadron , University of Virginia, Charlottesville
Robert J. Ribando , University of Virginia, Charlottesville
ABSTRACT
Preventing silicon chips from negative, even disastrous thermal hazards has become increasingly challenging these days; considering thermal effects early in the design cycle is thus required. To achieve this, an accurate yet fast temperature model together with an early-stage, thermally optimized, design flow are needed. In this paper, we present an improved block-based compact thermal model (HotSpot 4.0) that automatically achieves good accuracy even under extreme conditions. The model has been extensively validated with detailed finite-element thermal simulation tools. We also show that properly modeling package components and applying the right boundary conditions are crucial to making full-chip thermal models like HotSpot accurately resemble what happens in the real world. Ignoring or over-simplifying package components can lead to inaccurate temperature estimations and potential thermal hazards that are costly to fix in later designs stages. Such a full-chip and package thermal model can then be incorporated into a thermally optimized design flow where it acts as an efficient communication medium among computer architects, circuit designers and package designers in early microprocessor design stages, to achieve early and accurate design decisions and also faster design convergence. For example, the temperature-leakage interaction can be readily analyzed within such a design flow to predict potential thermal hazards such as thermal runaway.
INDEX TERMS
microprocessor design, thermal and power analysis
CITATION
Wei Huang, Mircea R. Stan, Karthik Sankaranarayanan, Kevin Skadron, Robert J. Ribando, "Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model", IEEE Transactions on Computers, vol. 57, no. , pp. 1277-1288, September 2008, doi:10.1109/TC.2008.64
96 ms
(Ver )