Issue No.12 - December (2006 vol.55)
Said Hamdioui , IEEE
Zaid Al-Ars , IEEE
Ad J. van de Goor , IEEE
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2006.203
This paper presents a complete electrical analysis of Address decoder Delay Faults "ADFs” caused by resistive opens in RAMs. A classification between inter and intragate opens is made. A systematic way is introduced to explore the space of possible tests to detect these faults; it is based on generating appropriate sensitizing address transitions and the corresponding sensitizing operation sequences. DFT features are given to facilitate the BIST implementation of the new tests.
Memory testing, open defects, address decoder delay faults, addressing methods, BIST, DFT.
Said Hamdioui, Zaid Al-Ars, Ad J. van de Goor, "Opens and Delay Faults in CMOS RAM Address Decoders", IEEE Transactions on Computers, vol.55, no. 12, pp. 1630-1639, December 2006, doi:10.1109/TC.2006.203