The Community for Technology Leaders
Green Image
Issue No. 10 - October (2006 vol. 55)
ISSN: 0018-9340
pp: 1253-1258
ABSTRACT
The performance of multiplication is crucial for multimedia applications such as 3D graphics and signal processing systems, which depend on the execution of large numbers of multiplications. Previously reported algorithms mainly focused on rapidly reducing the partial products rows down to final sums and carries used for the final accumulation. These techniques mostly rely on circuit optimization and minimization of the critical paths. In this paper, an algorithm to achieve fast multiplication in two's complement representation is presented. Rather than focusing on reducing the partial products rows down to final sums and carries, our approach strives to generate fewer partial products rows. In turn, this influences the speed of the multiplication, even before applying partial products reduction techniques. Fewer partial products rows are produced, thereby lowering the overall operation time. In addition to the speed improvement, our algorithm results in a true diamond-shape for the partial product tree, which is more efficient in terms of implementation. The synthesis results of our multiplication algorithm using the Artisan TSMC 0.13um 1.2-Volt standard-cell library show 13 percent improvement in speed and 14 percent improvement in power savings for 8-bit \times 8-bit multiplications (10 percent and 3 percent, respectively, for 16-bit \times 16-bit multiplications) when compared to conventional multiplication algorithms.
INDEX TERMS
Multiplier, Booth, modified Booth, partial products.
CITATION
Jean-Luc Gaudiot, Jung-Yup Kang, "A Simple High-Speed Multiplier Design", IEEE Transactions on Computers, vol. 55, no. , pp. 1253-1258, October 2006, doi:10.1109/TC.2006.156
100 ms
(Ver )