The Community for Technology Leaders
Green Image
We present a new BIST (built-in-self-test) architecture for system-on-a-chip (SOC), which can test a cluster of embedded sequential cores simultaneously. The compressed spectrum for a cluster of cores under test is computed by performing spectral analysis individually on all cores. Because there is no need to combine the cores to extract the spectrum for the entire cluster, the computation complexity is greatly reduced. For each individual core, we propose an interleaved state relaxation on the compacted test sequence for its characteristic fault set, leading to a partially specified, interleaved sequence which can be merged in a much easier way. A delay network and a switching network are added selectively to allow for more aggressive merging of spectra. Experimental results show that the same level of fault coverage can be achieved for each individual core with negligible hardware overhead, while the test application time for testing the entire cluster can be reduced by up to four times and the test data storage requirement is reduced by up to 42 percent.
Index Terms- System-on-a-chip, built-in-self-test, spectral analysis.
Michael S. Hsiao, Xiaoding Chen, "Testing Embedded Sequential Cores in Parallel Using Spectrum-Based BIST", IEEE Transactions on Computers, vol. 55, no. , pp. 150-162, February 2006, doi:10.1109/TC.2006.30
110 ms
(Ver )