A Configurable Statistical Lossless Compression Core Based on Variable Order Markov Modeling and Arithmetic Coding
Issue No. 11 - November (2005 vol. 54)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2005.171
Vassilios A. Chouliaras , IEEE
This paper presents a practical realization in hardware of the concepts of variable order Markov modeling using multisymbol alphabets and arithmetic coding for lossless compression of universal data. This type of statistical coding algorithm has long been regarded as being able to deliver very high compression ratios close to the information content of the source data. However, their high computational complexity has limited their practical application in embedded environments such as in mobile computing and wireless communications. In this paper, a hardware amenable algorithm named PPMH and based on these principles has been developed and its architecture and implementation detailed. This novel lossless compression core offers innovative solutions to the computational issues in both stages of modeling and coding and delivers high compression efficiency and throughput. The configurability features of the core allow efficient use of the embedded SRAM present in modern FPGA technologies where memory resources range from a few kilobits to several megabits per device family. The core has been targeted to the Altera Stratix FPGA family and performance, coding efficiency, and complexity measured for different memory configurations.
Index Terms- Markov modeling, statistical compression, lossless compression, arithmetic coding.
V. A. Chouliaras and J. L. Nunez-Yanez, "A Configurable Statistical Lossless Compression Core Based on Variable Order Markov Modeling and Arithmetic Coding," in IEEE Transactions on Computers, vol. 54, no. , pp. 1345-1359, 2005.